Simplified degree computationless modified Euclid's algorithm and its architecture

被引：23

作者：

Baek, Jaehytm ^{[1
]}

Sunwoo, Myung H. ^{[1
]}

机构：

[1] Ajou Univ, Sch Elect & Comp Engn, Suwon 443749, South Korea

来源：

2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11 | 2007年

关键词：

D O I：

10.1109/ISCAS.2007.378072

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper proposes a new simplified degree computationless modified Euclid's algorithm (S-DCMIE) and its architecture for Reed-Solomon decoders. The proposed S-DCME algorithm uses the new initial conditions, and thus, it can combine the data path for loading initial values and the data path for a switching operation. Hence, the S-DCME algorithm can reduce the number of multiplexers and has high performance compared with the existing DCME algorithm and the RiBM algorithm. The gate count using the MagnaChip HSI 0.25 mu m standard cell library is 17,800.

引用

页码：905 / 908

页数：4

共 10 条

[1]

Ali MAA, 1999, IEEE VTS VEH TECHNOL, P92, DOI 10.1109/VETEC.1999.778025

[2] New degree computationless modified Euclid algorithm and architecture for Reed-Solomon decoder [J].

Baek, Jae H. ;

Sunwoo, Myung H. .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (08) :915-920

[3]

Baek JH, 2006, IEEE INT SYMP CIRC S, P3554

[4] On decoding of both errors and erasures of a Reed-Solomon code using an inverse-free Berlekamp-Massey algorithm [J].

Jeng, JH ;

Truong, TK .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1999, 47 (10) :1488-1494

[5] Modified Euclidean algorithm block for high-speed Reed-Solomon decoder [J].

Lee, H .

ELECTRONICS LETTERS, 2001, 37 (14) :903-904

[6]

Lee H, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V, P705, DOI 10.1109/ISCAS.2000.857589

[7]

Matsushima TK, 1998, ITS '98 PROCEEDINGS - SBT/IEEE INTERNATIONAL TELECOMMUNICATIONS SYMPOSIUM, VOLS 1 AND 2, P468, DOI 10.1109/ITS.1998.718439

[8] Algorithm-based low-power/high-speed Reed-Solomon decoder design [J].

Raghupathy, Arun ;

Liu, K.J.R. .

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000, 47 (11) :1254-1270

[9] High-speed architectures for Reed-Solomon decoders [J].

Sarwate, DV ;

Shanbhag, NR .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) :641-655

[10]

SHAO HM, 1985, IEEE T COMPUT, V34, P393, DOI 10.1109/TC.1985.1676579

← 1 →