AN FPGA HARDWARE/SOFTWARE CO-DESIGN TOWARDS EVOLVABLE SPIKING NEURAL NETWORKS FOR ROBOTICS APPLICATION

被引:17
作者
Johnston, S. P. [1 ]
Prasad, G. [1 ]
Maguire, L. [1 ]
Mcginnity, T. M. [1 ]
机构
[1] Univ Ulster, Sch Comp & Intelligent Syst, Intelligent Syst Res Ctr, Derry BT47 7JL, North Ireland
关键词
FPGA; ESNN; hardware/software co-design; TIMING-DEPENDENT PLASTICITY; LEARNING ALGORITHMS; IMPLEMENTATION;
D O I
10.1142/S0129065710002541
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an approach that permits the effective hardware realization of a novel Evolvable Spiking Neural Network (ESNN) paradigm on Field Programmable Gate Arrays (FPGAs). The ESNN possesses a hybrid learning algorithm that consists of a Spike Timing Dependent Plasticity (STDP) mechanism fused with a Genetic Algorithm (GA). The design and implementation direction utilizes the latest advancements in FPGA technology to provide a partitioned hardware/software co-design solution. The approach achieves the maximum FPGA flexibility obtainable for the ESNN paradigm. The algorithm was applied as an embedded intelligent system robotic controller to solve an autonomous navigation and obstacle avoidance problem.
引用
收藏
页码:447 / 461
页数:15
相关论文
共 50 条
  • [41] Hardware/Software Co-Design of a High-Speed Othello Solver
    Gangwar, Pranav
    Maurya, Satvik
    Garg, Shubham
    Goyal, Sakshi
    Kumar, Aditya S.
    Dalmia, Preyesh
    Pandey, Neeta
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 1223 - 1226
  • [42] Teaching Hardware/Software Co-design of Embedded Systems - a Case Study
    Bencheva, Nina
    Kostadinov, Nikolay
    2017 27TH EAEEIE ANNUAL CONFERENCE (EAEEIE), 2017,
  • [43] A Hardware/Software Co-Design System using reconfigurable computing technology
    Casselman, S
    Schewel, J
    INTELLIGENT SYSTEMS IN DESIGN AND MANUFACTURING, 1998, 3517 : 208 - 214
  • [44] A design process for harware/software system co-design and its application to designing a reconfigurable FPGA
    Moreno, Felix
    Lopez, Ignacio
    Sanz, Ricardo
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 556 - 562
  • [45] Acceleration of software algorithms using hardware/software co-design techniques
    Edwards, MD
    Forrest, J
    Whelan, AE
    JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 42 (9-10) : 697 - 707
  • [46] Research on FPGA Chip of Software/Hardware Co-Design for Calculating Super-high-order Matrix
    Dong, Xiaojian
    Wu, Zhijian
    Guo, Zhaolu
    Wang, Hui
    Li, Kangshun
    2011 INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND MULTIMEDIA COMMUNICATION, 2011, : 434 - 437
  • [47] SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inference
    Haris, Jude
    Gibson, Perry
    Cano, Jose
    Agostini, Nicolas Bohm
    Kaeli, David
    2021 IEEE 33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2021), 2021, : 33 - 43
  • [48] FirePerf: FPGA-Accelerated Full-System Hardware/Software Performance Profiling and Co-Design
    Karandikar, Sagar
    Ou, Albert
    Amid, Alon
    Mao, Howard
    Katz, Randy
    Nikolic, Borivoje
    Asanovic, Krste
    TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), 2020, : 715 - 731
  • [49] FPGA-BASED EFFICIENT HARDWARE/SOFTWARE CO-DESIGN FOR INDUSTRIAL SYSTEMS WITH CONSIDERATION OF OUTPUT SELECTION
    Deliparaschos, Kyriakos M.
    Michail, Konstantinos
    Zolotas, Argyrios C.
    Tzafestas, Spyros G.
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2016, 67 (03): : 150 - 159
  • [50] Hardware/Software Co-Design of an Accelerator for FV Homomorphic Encryption Scheme Using Karatsuba Algorithm
    Migliore, Vincent
    Real, Maria Mendez
    Lapotre, Vianney
    Tisserand, Arnaud
    Fontaine, Caroline
    Gogniat, Guy
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (03) : 335 - 347