AN FPGA HARDWARE/SOFTWARE CO-DESIGN TOWARDS EVOLVABLE SPIKING NEURAL NETWORKS FOR ROBOTICS APPLICATION

被引:17
作者
Johnston, S. P. [1 ]
Prasad, G. [1 ]
Maguire, L. [1 ]
Mcginnity, T. M. [1 ]
机构
[1] Univ Ulster, Sch Comp & Intelligent Syst, Intelligent Syst Res Ctr, Derry BT47 7JL, North Ireland
关键词
FPGA; ESNN; hardware/software co-design; TIMING-DEPENDENT PLASTICITY; LEARNING ALGORITHMS; IMPLEMENTATION;
D O I
10.1142/S0129065710002541
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an approach that permits the effective hardware realization of a novel Evolvable Spiking Neural Network (ESNN) paradigm on Field Programmable Gate Arrays (FPGAs). The ESNN possesses a hybrid learning algorithm that consists of a Spike Timing Dependent Plasticity (STDP) mechanism fused with a Genetic Algorithm (GA). The design and implementation direction utilizes the latest advancements in FPGA technology to provide a partitioned hardware/software co-design solution. The approach achieves the maximum FPGA flexibility obtainable for the ESNN paradigm. The algorithm was applied as an embedded intelligent system robotic controller to solve an autonomous navigation and obstacle avoidance problem.
引用
收藏
页码:447 / 461
页数:15
相关论文
共 50 条
  • [31] Spiker: an FPGA-optimized Hardware accelerator for Spiking Neural Networks
    Carpegna, Alessio
    Savino, Alessandro
    Di Carlo, Stefano
    2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 14 - 19
  • [32] Hardware-Software Co-design for BLDC Motor Speed Controller Design
    Alecsa, Bogdan
    Onea, Alexandru
    ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2, 2012, 463-464 : 1256 - +
  • [33] Dither NN: Hardware/Algorithm Co-Design for Accurate Quantized Neural Networks
    Ando, Kota
    Ueyoshi, Kodai
    Oba, Yuka
    Hirose, Kazutoshi
    Uematsu, Ryota
    Kudo, Takumi
    Ikebe, Masayuki
    Asai, Tetsuya
    Takamaeda-Yamazaki, Shinya
    Motomura, Masato
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2019, E102D (12) : 2341 - 2353
  • [34] Hardware/Software Co-design for Machine Learning Accelerators
    Chen, Hanqiu
    Hao, Cong
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 233 - 235
  • [35] A hardware/software co-design approach for face recognition
    Li, XG
    Areibi, S
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 55 - 58
  • [36] Hardware-Software Co-Design for Decimal Multiplication
    Mian, Riaz-ul-haque
    Shintani, Michihiro
    Inoue, Michiko
    COMPUTERS, 2021, 10 (02) : 1 - 19
  • [37] METHODOLOGY FOR THE HARDWARE/SOFTWARE CO-DESIGN OF DATAFLOW PROGRAMS
    Roquier, Ghislain
    Thavot, Richard
    Mattavelli, Marco
    2011 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2011, : 174 - 179
  • [38] The Heterogeneous Deployment Tool for Hardware and Software Co-design
    Zhao, Bingjie
    Li, Ziyang
    Zhang, Tao
    PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (CITS), 2020, : 50 - 54
  • [39] A Scalable Hardware/Software Co-design Approach for Efficient Polynomial Multiplication
    Meszlenyi, Lorant
    Kavun, Elif Bilge
    Keskinkurt-Paksoy, Irem
    Khalid, Ayesha
    Yalcin, Tolga
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [40] Convolutional Neural Network Model Compression Method for Software-Hardware Co-Design
    Jang, Seojin
    Liu, Wei
    Cho, Yongbeom
    INFORMATION, 2022, 13 (10)