AN FPGA HARDWARE/SOFTWARE CO-DESIGN TOWARDS EVOLVABLE SPIKING NEURAL NETWORKS FOR ROBOTICS APPLICATION

被引:17
作者
Johnston, S. P. [1 ]
Prasad, G. [1 ]
Maguire, L. [1 ]
Mcginnity, T. M. [1 ]
机构
[1] Univ Ulster, Sch Comp & Intelligent Syst, Intelligent Syst Res Ctr, Derry BT47 7JL, North Ireland
关键词
FPGA; ESNN; hardware/software co-design; TIMING-DEPENDENT PLASTICITY; LEARNING ALGORITHMS; IMPLEMENTATION;
D O I
10.1142/S0129065710002541
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an approach that permits the effective hardware realization of a novel Evolvable Spiking Neural Network (ESNN) paradigm on Field Programmable Gate Arrays (FPGAs). The ESNN possesses a hybrid learning algorithm that consists of a Spike Timing Dependent Plasticity (STDP) mechanism fused with a Genetic Algorithm (GA). The design and implementation direction utilizes the latest advancements in FPGA technology to provide a partitioned hardware/software co-design solution. The approach achieves the maximum FPGA flexibility obtainable for the ESNN paradigm. The algorithm was applied as an embedded intelligent system robotic controller to solve an autonomous navigation and obstacle avoidance problem.
引用
收藏
页码:447 / 461
页数:15
相关论文
共 50 条
  • [21] Hardware/software co-design of control algorithms
    Petko, Maciej
    Karpiel, Grzegorz
    IEEE ICMA 2006: PROCEEDING OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS 1-3, PROCEEDINGS, 2006, : 2156 - +
  • [22] GPGPU: HARDWARE/SOFTWARE CO-DESIGN FOR THE MASSES
    Mann, Zoltan Adam
    COMPUTING AND INFORMATICS, 2011, 30 (06) : 1247 - 1257
  • [23] Hardware and Software Co-Design for Robot Arm
    Meshram, Urmila
    Harkare, R. R.
    Meshram, Devendra
    CONTEMPORARY COMPUTING, PT 2, 2010, 95 : 241 - +
  • [24] Hardware/Software Co-design of Power Level Difference Based Noise Cancellation
    Van Phu Ha
    Duc Minh Nguyen
    Quang Hieu Dang
    2015 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2015, : 616 - 621
  • [25] An Efficient Architecture for a TCP Offload Engine Based on Hardware/Software Co-design
    Jang, Hankook
    Chung, Sang-Hwa
    Kim, Dung Kyue
    Lee, Yun-Sung
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2011, 27 (02) : 493 - 509
  • [26] Towards Hardware-Software Self-Adaptive Acceleration of Spiking Neural Networks on Reconfigurable Digital Hardware
    Pachideh, Brian
    Zielke, Christian
    Nitzsche, Sven
    Becker, Juergen
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 184 - 189
  • [27] Real-Time Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGA
    Farhat, Wajdi
    Faiedh, Hassene
    Souani, Chokri
    Besbes, Kamel
    PROCEEDINGS OF 2016 11TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2016, : 302 - 307
  • [28] FPGA-Based Hardware/Software Co-Design of a Bio-Inspired SAT Solver
    Nguyen, Anh Hoang Ngoc
    Aono, Masashi
    Hara-Azumi, Yuko
    IEEE ACCESS, 2020, 8 (49053-49065) : 49053 - 49065
  • [29] WPU: A FPGA-based Scalable, Efficient and Software/Hardware Co-design Deep Neural Network Inference Acceleration Processor
    Xie, Xie
    Wu, Chang
    2021 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE BIG DATA AND INTELLIGENT SYSTEMS (HPBD&IS), 2021, : 1 - 5
  • [30] Co-Z ECC scalar multiplications for hardware, software and hardware-software co-design on embedded systems
    Baldwin, Brian
    Goundar, Raveen R.
    Hamilton, Mark
    Marnane, William P.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2012, 2 (04) : 221 - 240