AN FPGA HARDWARE/SOFTWARE CO-DESIGN TOWARDS EVOLVABLE SPIKING NEURAL NETWORKS FOR ROBOTICS APPLICATION

被引:17
作者
Johnston, S. P. [1 ]
Prasad, G. [1 ]
Maguire, L. [1 ]
Mcginnity, T. M. [1 ]
机构
[1] Univ Ulster, Sch Comp & Intelligent Syst, Intelligent Syst Res Ctr, Derry BT47 7JL, North Ireland
关键词
FPGA; ESNN; hardware/software co-design; TIMING-DEPENDENT PLASTICITY; LEARNING ALGORITHMS; IMPLEMENTATION;
D O I
10.1142/S0129065710002541
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an approach that permits the effective hardware realization of a novel Evolvable Spiking Neural Network (ESNN) paradigm on Field Programmable Gate Arrays (FPGAs). The ESNN possesses a hybrid learning algorithm that consists of a Spike Timing Dependent Plasticity (STDP) mechanism fused with a Genetic Algorithm (GA). The design and implementation direction utilizes the latest advancements in FPGA technology to provide a partitioned hardware/software co-design solution. The approach achieves the maximum FPGA flexibility obtainable for the ESNN paradigm. The algorithm was applied as an embedded intelligent system robotic controller to solve an autonomous navigation and obstacle avoidance problem.
引用
收藏
页码:447 / 461
页数:15
相关论文
共 50 条
  • [1] Hardware software co-design of a fast bilateral filter in FPGA
    Pal, Chandrajit
    Chaudhury, Kunal N.
    Samanta, Asit
    Chakrabarti, Amlan
    Ghosh, Ranjan
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [2] Hardware-Software Co-Design of AES on FPGA
    Baskaran, Saambhavi
    Rajalakshmi, Pachamuthu
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
  • [3] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
    Ma, Kefan
    Xiao, Liquan
    Zhang, Jianmin
    Li, Tiejun
    CHINESE JOURNAL OF ELECTRONICS, 2019, 28 (05) : 953 - 961
  • [4] FPGA Implementation of Blokus Duo Player using Hardware/Software Co-Design
    Kojima, Akira
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 378 - 381
  • [5] Hardware-Software Co-Design for Face Recognition on FPGA SoCs
    Wang, Hao
    Cao, Shan
    Xu, Shugong
    Zhang, Shunqing
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [6] The Systematic Thinking Ability of Hardware/Software Co-design using FPGA
    Li, Ying
    Zhang, Jiong
    Mitra, Hritik
    Yu, Shicheng
    2020 IEEE FRONTIERS IN EDUCATION CONFERENCE (FIE 2020), 2020,
  • [7] Convolutional neural network acceleration with hardware/software co-design
    Chen, Andrew Tzer-Yeu
    Biglari-Abhari, Morteza
    Wang, Kevin I-Kai
    Bouzerdoum, Abdesselam
    Tivive, Fok Hing Chi
    APPLIED INTELLIGENCE, 2018, 48 (05) : 1288 - 1301
  • [8] Convolutional neural network acceleration with hardware/software co-design
    Andrew Tzer-Yeu Chen
    Morteza Biglari-Abhari
    Kevin I-Kai Wang
    Abdesselam Bouzerdoum
    Fok Hing Chi Tivive
    Applied Intelligence, 2018, 48 : 1288 - 1301
  • [9] SH-GAT: Software-hardware co-design for accelerating graph attention networks on FPGA
    Wang, Renping
    Li, Shun
    Tang, Enhao
    Lan, Sen
    Liu, Yajing
    Yang, Jing
    Huang, Shizhen
    Hu, Hailong
    ELECTRONIC RESEARCH ARCHIVE, 2024, 32 (04): : 2310 - 2322
  • [10] Hardware software co-design in Haskell
    Aronsson M.
    Sheeran M.
    1600, Association for Computing Machinery, 2 Penn Plaza, Suite 701, New York, NY 10121-0701, United States (52): : 162 - 173