Hardware optimization of a novel spiking neuron model for the POEtic tissue.

被引：0
|
作者：
Torres, O [1 ]
Eriksson, J
Moreno, JM
Villa, A
机构：
[1] Tech Univ Catalunya, Barcelona, Spain
[2] Univ Lausanne, Lab Neuroheurist, Lausanne, Switzerland
[3] Univ Grenoble 1, Lab Neurobiophys, INSERM, U318, Grenoble, France
来源：
ARTIFICIAL NEURAL NETS PROBLEM SOLVING METHODS, PT II | 2003年 / 2687卷
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper we describe the hardware implementation of a spiking neuron model, which uses a spike time dependent synaptic (STDS) plasticity rule that allows synaptic changes by discrete time steps. For this purpose it is used an integrate-and-fire neuron with recurrent local connections. The connectivity of this model has been set to 24-neighbour, so there is a high degree of parallelism. After obtaining good results with the hardware implementation of the model, we proceed to simplify this hardware description, trying to keep the same behaviour. Some experiments using dynamic grading patterns have been used in order to test the learning capabilities of the model.
引用
收藏
页码：113 / 120
页数：8
相关论文
共 50 条
  • [1] Hardware optimization and serial implementation of a novel spiking neuron model for the POEtic tissue
    Torres, O
    Eriksson, J
    Moreno, JM
    Villa, A
    BIOSYSTEMS, 2004, 76 (1-3) : 201 - 208
  • [2] An functional spiking neuron hardware oriented model
    Upegui, A
    Peña-Reyes, CA
    Sanchez, E
    COMPUTATIONAL METHODS IN NEURAL MODELING, PT 1, 2003, 2686 : 136 - 143
  • [3] Implementation of a biologically realistic spiking neuron model on FPGA hardware
    Glackin, B
    Maguire, LP
    McGinnity, TM
    Belatreche, A
    Wu, Q
    Proceedings of the 8th Joint Conference on Information Sciences, Vols 1-3, 2005, : 1412 - 1415
  • [4] An Efficient Spiking Neuron Hardware System Based on the Hardware-Oriented Modified Izhikevich Neuron (HOMIN) Model
    Leigh, Alexander J.
    Mirhassani, Mitra
    Muscedere, Roberto
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [5] An Efficient Spiking Neuron Hardware System Based on the Hardware-Oriented Modified Izhikevich Neuron (HOMIN) Model
    Leigh, Alexander J.
    Mirhassani, Mitra
    Muscedere, Roberto
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 3377 - 3381
  • [6] Hardware Model Based Simulation of Spiking Neuron Using Phase Plane
    Hasan, Md Munir
    Holleman, Jeremy
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [7] A Comparison for Probabilistic Spiking Neuron Model and Spiking Integrated and Fired Neuron Model
    Wang Xiuqing
    Hou Zeng-Guang
    Zeng Hui
    Tan Min
    Wang Yongji
    2014 33RD CHINESE CONTROL CONFERENCE (CCC), 2014, : 5059 - 5064
  • [8] A parameter optimization method for Digital Spiking Silicon Neuron model
    Nanami, Takuya
    Kohno, Takashi
    ICAROB 2017: PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON ARTIFICIAL LIFE AND ROBOTICS, 2017, : P140 - P143
  • [9] Spiking Neuron Hardware-Level Fault Modeling
    El-Sayed, Sarah A.
    Spyrou, Theofilos
    Pavlidis, Antonios
    Afacan, Engin
    Camunas-Mesa, Luis A.
    Linares-Barranco, Bernabe
    Stratigopoulos, Haralampos-G
    2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,
  • [10] Spiking neural networks for reconfigurable POEtic tissue
    Eriksson, J
    Torres, O
    Mitchell, A
    Tucker, G
    Lindsay, K
    Halliday, D
    Rosenberg, J
    Moreno, JM
    Villa, AEP
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2003, 2606 : 165 - 173
12345