共 50 条
- [42] The performance of synchronous parallel polynomial root extraction on a ring multicomputer CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2007, 10 (02): : 167 - 174
- [43] Novel Mixed Domain VLSI Signal Processing Circuits for High Performance, Low Power and Area Penalty SOC Signal Processing IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 309 - 312
- [44] Performance-Aware Device Driver Architecture for Signal Processing PROCEEDINGS OF 28TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, (SBAC-PAD 2016), 2016, : 67 - 75
- [45] VLSI ARCHITECTURE FOR DIGITAL PROCESSING OF SPEECH SIGNALS ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1993, 48 (7-8): : 404 - 412
- [46] Performance and Power Consumption of Digital Signal Processing Based Transceivers for Optical Interconnect Applications ICTON: 2009 11TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS, VOLS 1 AND 2, 2009, : 1072 - +
- [48] ADVANCED VLSI IN DIGITAL SIGNAL-PROCESSING ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1980, 180 (AUG): : 2 - COMP
- [49] Reconfigurable Double-Injection Ring Resonator for Integrated Microwave Photonic Signal Processing 2021 INTERNATIONAL TOPICAL MEETING ON MICROWAVE PHOTONICS (MWP), 2021,
- [50] EFFICIENT SIGNAL-PROCESSING ON A VLSI ARRAY IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (09): : 1103 - 1113