VLSI photonic ring multicomputer interconnect: Architecture and signal processing performance

被引:0
|
作者
Chamberlain, R [1 ]
Franklin, M [1 ]
Krishnamurthy, P [1 ]
Mahajan, A [1 ]
机构
[1] Washington Univ, Comp & Commun Res Ctr, St Louis, MO USA
关键词
VLSI photonics; optical interconnect; signal processing performance; multicomputer interconnect architecture;
D O I
10.1007/s11265-005-4938-2
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents the architectural design of a multicomputer interconnection network based on the use of optical technology. The performance of the system is evaluated on a set of signal processing applications. The interconnect uses Vertical Cavity Surface Emitting Lasers ( VCSELs) and flexible fiber image guides to implement a physical ring topology that is logically configured as a multiring. Processors in the multicomputer are nodes on the ring and extremely high communication bandwidth is possible. Using the Laser Channel Allocation ( LCA) algorithm and the Deficit Round Robin ( DRR) media access protocol, the bandwidth available in the optical interconnect can be reconfigured to make efficient use of the interconnect resources. A discrete- event simulation model of the interconnect is used to examine performance issues such as throughput, latency, fairness, and the impact of reconfigurability.
引用
收藏
页码:57 / 72
页数:16
相关论文
共 50 条
  • [21] Interconnect characterization of X Architecture diagonal lines for VLSI design
    Arora, ND
    Song, L
    Shah, SM
    Joshi, K
    Thumaty, K
    Fujimura, A
    Yeh, LC
    Yang, P
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (02) : 262 - 271
  • [22] High performance VLSI signal processing using multiple base representations
    Muscedere, R.
    Dimitrov, V. S.
    Jullien, G. A.
    2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 921 - +
  • [23] VLSI interconnect signal analysis using projection framework method
    Suzuki, G
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 920 - 925
  • [24] Implementation of VLSI on Signal Processing-Based Digital Architecture Using AES Algorithm
    Marimuthu, Mohanapriya
    Rajendran, Santhosh
    Radhakrishnan, Reshma
    Rengarajan, Kalpana
    Khurram, Shahzada
    Ahmad, Shafiq
    Sayed, Abdelaty Edrees
    Shafiq, Muhammad
    CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03): : 4729 - 4745
  • [25] A VLSI Architecture for Real-time Signal FFT Based on Pipelined Processing Element
    Wang Xu
    Zhang Yan
    Wang Jiannan
    INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011), 2011, 8285
  • [26] HMESH - A VLSI ARCHITECTURE FOR PARALLEL PROCESSING
    RAGHAVENDRA, CS
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 237 : 76 - 83
  • [27] The new architecture for high performance signal processing system
    He, B
    Wang, XN
    2004 7TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS 1-3, 2004, : 511 - 514
  • [28] A HIGH-PERFORMANCE SINGLE-CHIP VLSI SIGNAL PROCESSOR ARCHITECTURE
    KANOPOULOS, N
    MARINOS, PN
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 227 : 166 - 179
  • [29] Journal of VLSI Signal Processing: Editorial
    Informatics Institute, University of Amsterdam, Kruislaan 403, 1098 SJ Amsterdam, Netherlands
    不详
    J VLSI Signal Process Syst Signal Image Video Technol, 2006, 2-3 (111):
  • [30] VLSI AND VHSIC IN SIGNAL PROCESSING.
    Rao, B.V.
    Murali, T.
    IETE Journal of Research, 1982, 28 (11) : 569 - 576