VLSI photonic ring multicomputer interconnect: Architecture and signal processing performance

被引:0
|
作者
Chamberlain, R [1 ]
Franklin, M [1 ]
Krishnamurthy, P [1 ]
Mahajan, A [1 ]
机构
[1] Washington Univ, Comp & Commun Res Ctr, St Louis, MO USA
关键词
VLSI photonics; optical interconnect; signal processing performance; multicomputer interconnect architecture;
D O I
10.1007/s11265-005-4938-2
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents the architectural design of a multicomputer interconnection network based on the use of optical technology. The performance of the system is evaluated on a set of signal processing applications. The interconnect uses Vertical Cavity Surface Emitting Lasers ( VCSELs) and flexible fiber image guides to implement a physical ring topology that is logically configured as a multiring. Processors in the multicomputer are nodes on the ring and extremely high communication bandwidth is possible. Using the Laser Channel Allocation ( LCA) algorithm and the Deficit Round Robin ( DRR) media access protocol, the bandwidth available in the optical interconnect can be reconfigured to make efficient use of the interconnect resources. A discrete- event simulation model of the interconnect is used to examine performance issues such as throughput, latency, fairness, and the impact of reconfigurability.
引用
收藏
页码:57 / 72
页数:16
相关论文
共 50 条
  • [1] VLSI Photonic Ring Multicomputer Interconnect: Architecture and Signal Processing Performance
    Roger Chamberlain
    Mark Franklin
    Praveen Krishnamurthy
    Abhijit Mahajan
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 40 : 57 - 72
  • [2] VLSI photonic ring interconnect for embedded multicomputers: Architecture and performance
    Chamberlain, R
    Franklin, M
    Mahajan, A
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2001, : 351 - 358
  • [3] Soft Error Resilient VLSI Architecture for Signal Processing
    Alnajjar, Dawood
    Ko, Younghun
    Imagawa, Takashi
    Hiromoto, Masayuki
    Mitsuyama, Yukio
    Hashimoto, Masanori
    Ochi, Hiroyuki
    Onoye, Takao
    2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 183 - +
  • [4] DISTRIBUTED VLSI ARCHITECTURE FOR EFFICIENT SIGNAL AND DATA PROCESSING.
    Univ of Southern California, Los, Angeles, CA, USA, Univ of Southern California, Los Angeles, CA, USA
    IEEE Transactions on Computers, 1985, C-34 (12) : 1072 - 1087
  • [5] PARALLEL ARCHITECTURE AND VLSI CIRCUITS FOR NUMERICAL SIGNAL AND IMAGES PROCESSING
    GERBER, R
    PRIVAT, G
    ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1991, 46 (1-2): : 3 - 4
  • [6] A DISTRIBUTED VLSI ARCHITECTURE FOR EFFICIENT SIGNAL AND DATA-PROCESSING
    GAUDIOT, JL
    VEDDER, RW
    TUCKER, GK
    FINN, D
    CAMPBELL, ML
    IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (12) : 1072 - 1087
  • [7] High-performance VLSI architecture for video processing
    Navarro, H
    Montiel-Nelson, JA
    Sosa, J
    García, JC
    Sarmiento, R
    Nooshabadi, S
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 175 - 186
  • [8] Sensitivity analysis of VLSI interconnect output signal
    Ligocka, A.
    Bandurski, W.
    MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, : 437 - 441
  • [9] Ring-connected trees: a multipurpose VLSI architecture for parallel processing
    Basu, SK
    Dattagupta, J
    Dattagupta, R
    MICROPROCESSORS AND MICROSYSTEMS, 1998, 21 (05) : 291 - 298
  • [10] DESIGN OF VLSI BASED MULTICOMPUTER ARCHITECTURE FOR DYNAMIC SCENE ANALYSIS.
    North Carolina State Univ, Dep of, Electrical & Computer, Engineering, Raleigh, NC, USA, North Carolina State Univ, Dep of Electrical & Computer Engineering, Raleigh, NC, USA
    Springer Series in Information Sciences, 1984, : 195 - 208