The mathematics of a quantum Hamiltonian computing half adder Boolean logic gate

被引：12

作者：

Dridi, G. ^{[1
,2
]}

Julien, R. ^{[1
,2
,3
]}

Hliwa, M. ^{[1
,2
,4
]}

Joachim, C. ^{[1
,2
,5
]}

机构：

[1] CEMES CNRS, Nanosci Grp, F-31055 Toulouse, France

[2] CEMES CNRS, MANA Satellite, F-31055 Toulouse, France

[3] ISAE SUPAERO, Toulouse, France

[4] Univ Hassan II Casablanca, Fac Sci Ben MSik, Casablanca, Morocco

[5] Natl Inst Mat Sci NIMS, Int Ctr Mat Nanoarchitechton MANA, Tsukuba, Ibaraki 3050044, Japan

来源：

NANOTECHNOLOGY | 2015年 / 26卷 / 34期

关键词：

quantum state; quantum computing; logic gates; nanoscale;

D O I：

10.1088/0957-4484/26/34/344003

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

The mathematics behind the quantum Hamiltonian computing (QHC) approach of designing Boolean logic gates with a quantum system are given. Using the quantum eigenvalue repulsion effect, the QHC AND, NAND, OR, NOR, XOR, and NXOR Hamiltonian Boolean matrices are constructed. This is applied to the construction of a QHC half adder Hamiltonian matrix requiring only six quantum states to fullfil a half Boolean logical truth table. The QHC design rules open a nano-architectronic way of constructing Boolean logic gates inside a single molecule or atom by atom at the surface of a passivated semi-conductor.

引用

页数：8

共 50 条

[41] Feynman Meets Turing: The Infeasibility of Digital Compilers for Gate-Based Quantum Computing
Boeck, Yannik N.
Boche, Holger
del Toro, Zoe Garcia
Fitzek, Frank H. P.
ICC 2024 - IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, 2024, : 2440 - 2445
[42] An Efficient Ultra-Low-Power and Superior Performance Design of Ternary Half Adder Using CNFET and Gate-Overlap TFET Devices
Vidhyadharan, Sanjay
Dan, Surya Shankar
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 : 365 - 376
[43] Solving the ternary quantum-dot cellular automata logic gate problem by means of adiabatic switching
Pecar, Primoz
Mraz, Miha
Zimic, Nikolaj
Janez, Miha
Lebar Bajec, Iztok
Japanese Journal of Applied Physics, 2008, 47 (6 PART 2): : 5000 - 5006
[44] Project and Implementation of a Quantum Logic Gate Emulator on FPGA Using a Model-Based Design Approach
Giorgio, Agostino
IEEE ACCESS, 2024, 12 : 41317 - 41353
[45] Enhancing Combinational Circuit Design through Leveraging the CSWAP Gate in Quantum Computing for Improved Performance and Accuracy
Koppolu, Gnanavardhan
Vamshi, Y. B. R. Krishna
Bharatula, Sitadevi
Reddy, B. Naresh Kumar
10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
[46] Model and Logic Gates for Quantum Computing with a Two-Level System in a Resonant-Frequency Field
Danilyuk A.L.
Borisenko V.E.
Russian Microelectronics, 2002, 31 (2) : 116 - 121
[47] Manipulating Molecular Quantum States with Classical Metal Atom Inputs: Demonstration of a Single Molecule NOR Logic Gate
Soe, We-Hyo
Manzano, Carlos
Renaud, Nicolas
de Mendoza, Paula
De Sarkar, Abir
Ample, Francisco
Hliwa, Mohamed
Echavarren, Antonio M.
Chandrasekhar, Natarajan
Joachim, Christian
ACS NANO, 2011, 5 (02) : 1436 - 1440
[48] Ultrafast All-Optical Half Adder Using Quantum-Dot Semiconductor Optical Amplifier-Based Mach-Zehnder Interferometer
Gayen, Dilip Kumar
Bhattachryya, Arunava
Chattopadhyay, Tanay
Roy, Jitendra Nath
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2012, 30 (21) : 3387 - 3393
[49] Multi-Gate FD-SOI Single Electron Transistor for hybrid SET-MOSFET quantum computing
Bersano, Fabio
De Palma, Franco
Oppliger, Fabian
Braakman, Floris
Radu, Ionut
Scarlino, Pasquale
Poggio, Martino
Ionescu, Adrian Mihai
ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2022, : 49 - 52
[50] Design and Demonstration of a Superconducting Field-Programmable Gate Array Using Adiabatic Quantum-Flux-Parametron Logic and Memory
Takahashi, Daichi
Takeuchi, Naoki
Yamanashi, Yuki
Yoshikawa, Nobuyuki
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2022, 32 (07)

← 1 2 3 4 5 →