Modularized Electrosurgical System With a Hybrid CPU-FPGA Chip for Real-Time Thermal Lesion Approximation

被引:0
|
作者
Baik, Jinhwan [1 ,2 ]
Lee, Sangyong [3 ]
Yang, Sunchoel [3 ]
Park, Sung-Min [2 ,4 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Convergence IT Engn, Pohang 37673, South Korea
[2] Pohang Univ Sci & Technol POSTECH, Med Device Innovat Ctr, Pohang 37673, South Korea
[3] Osong Med Innovat Fdn, Dept Prototype Prod, Cheongju 28160, Chungbuk, South Korea
[4] Pohang Univ Sci & Technol POSTECH, Dept Mech Engn, Pohang 37673, South Korea
基金
新加坡国家研究基金会;
关键词
Radio frequency; Numerical models; Lesions; Mathematical models; Electrodes; Arteries; Cooling; Field-programmable gate array (FPGA); finite-difference time domain (FDTD); real-time numerical simulation; radio-frequency ablation (RFA); renal denervation; RADIOFREQUENCY ABLATION; PRINCIPLES; EMULATION;
D O I
10.1109/TIM.2022.3154817
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electrosurgery that ablates the target tissues such as tumor and nerve cells using radio-frequency (RF) heating has been widely employed in the medical industry. Although the thermal lesion plays a key role in the efficacy and safety for this method, it is still difficult to identify the depth and size of the lesion during the treatment using recent electrosurgical systems. Herein, we propose a novel electrosurgical instrument for real-time approximation of thermal lesions during RF ablation (RFA). Thermal lesions were numerically calculated based on theoretical thermal models using a hybrid central processing unit (CPU)-field-programmable gate array (FPGA) chip. Other functions such as RF control, voltage, and temperature measurements were implemented using RF components in a modular manner. It can solve voltage distribution in 6 ms by repeating the calculation 5000 times and can anticipate the thermal lesion in 15.6 ms within a time step in real-time simulations. As a real-world validation, the feasibility of the system was demonstrated through an animal study using a swine model. The system is modularly designed using off-the-shelf chips and RF components to improve flexibility and scalability. It can be easily compatible with existing RF surgical applications and medical imaging devices and can improve the efficacy of RFA therapy.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] CPU/FPGA-Based Real-Time Simulation of a Two-Terminal MMC-HVDC System
    Ould-Bachir, Tarek
    Saad, Hani
    Dennetiere, Sebastien
    Mahseredjian, Jean
    IEEE TRANSACTIONS ON POWER DELIVERY, 2017, 32 (02) : 647 - 655
  • [32] Real-time stereo vision FPGA chip with low error rate
    Park, Sungchan
    Jeong, Hong
    MUE: 2007 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND UBIQUITOUS ENGINEERING, PROCEEDINGS, 2007, : 751 - +
  • [33] A Hybrid CPU-GPU Real-Time Hyperspectral Unmixing Chain
    Torti, Emanuele
    Danese, Giovanni
    Leporati, Francesco
    Plaza, Antonio
    IEEE JOURNAL OF SELECTED TOPICS IN APPLIED EARTH OBSERVATIONS AND REMOTE SENSING, 2016, 9 (02) : 945 - 951
  • [34] Real-time video vector quantization encoder using FPGA chip
    Cheung, CF
    Chan, CK
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1225 - 1228
  • [35] CPU scheduling in an embedded active real-time database system
    Liao, GQ
    Liu, YS
    Xiao, YY
    Wang, LN
    Wang, HT
    CONCURRENT ENGINEERING: THE WORLDWIDE ENGINEERING GRID, PROCEEDINGS, 2004, : 903 - 908
  • [36] 486 CPU packs peripherals for real-time system needs
    Electronic Design, 1995, 43 (18):
  • [37] CPU scheduling in satellite real-time microkernel operating system
    Liu, Xiaodong
    Zhang, Yan
    Li, Lianzhi
    Yuhang Xuebao/Journal of Astronautics, 2000, 21 (02): : 105 - 110
  • [38] 486 CPU PACKS PERIPHERALS FOR REAL-TIME SYSTEM NEEDS
    BURSKY, D
    ELECTRONIC DESIGN, 1995, 43 (18) : 167 - 168
  • [39] Research on a real-time task scheduling algorithm for hybrid reconfigurable system-on-chip
    Liu, Yan
    Li, Renfa
    Xu, Xinda
    Xu, Cheng
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2010, 47 (06): : 1116 - 1124
  • [40] FPGA based tester tool for hybrid real-time systems
    Krakora, Jan
    Hanzalek, Zdenek
    MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (08) : 447 - 459