Modularized Electrosurgical System With a Hybrid CPU-FPGA Chip for Real-Time Thermal Lesion Approximation

被引:0
|
作者
Baik, Jinhwan [1 ,2 ]
Lee, Sangyong [3 ]
Yang, Sunchoel [3 ]
Park, Sung-Min [2 ,4 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Convergence IT Engn, Pohang 37673, South Korea
[2] Pohang Univ Sci & Technol POSTECH, Med Device Innovat Ctr, Pohang 37673, South Korea
[3] Osong Med Innovat Fdn, Dept Prototype Prod, Cheongju 28160, Chungbuk, South Korea
[4] Pohang Univ Sci & Technol POSTECH, Dept Mech Engn, Pohang 37673, South Korea
基金
新加坡国家研究基金会;
关键词
Radio frequency; Numerical models; Lesions; Mathematical models; Electrodes; Arteries; Cooling; Field-programmable gate array (FPGA); finite-difference time domain (FDTD); real-time numerical simulation; radio-frequency ablation (RFA); renal denervation; RADIOFREQUENCY ABLATION; PRINCIPLES; EMULATION;
D O I
10.1109/TIM.2022.3154817
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electrosurgery that ablates the target tissues such as tumor and nerve cells using radio-frequency (RF) heating has been widely employed in the medical industry. Although the thermal lesion plays a key role in the efficacy and safety for this method, it is still difficult to identify the depth and size of the lesion during the treatment using recent electrosurgical systems. Herein, we propose a novel electrosurgical instrument for real-time approximation of thermal lesions during RF ablation (RFA). Thermal lesions were numerically calculated based on theoretical thermal models using a hybrid central processing unit (CPU)-field-programmable gate array (FPGA) chip. Other functions such as RF control, voltage, and temperature measurements were implemented using RF components in a modular manner. It can solve voltage distribution in 6 ms by repeating the calculation 5000 times and can anticipate the thermal lesion in 15.6 ms within a time step in real-time simulations. As a real-world validation, the feasibility of the system was demonstrated through an animal study using a swine model. The system is modularly designed using off-the-shelf chips and RF components to improve flexibility and scalability. It can be easily compatible with existing RF surgical applications and medical imaging devices and can improve the efficacy of RFA therapy.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] CPU-FPGA based real-time simulation of fuel cell electric vehicle
    Ma, Rui
    Liu, Chen
    Zheng, Zhixue
    Gechter, Franck
    Briois, Pascal
    Gao, Fei
    ENERGY CONVERSION AND MANAGEMENT, 2018, 174 : 983 - 997
  • [2] HAMBug: A Hybrid CPU-FPGA System to Detect Race Conditions
    Almeida, Danilo Damiao
    Braganca, Lucas
    Torres, Frank Sill
    Ferreira, Ricardo
    Nacif, Jose Augusto M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (09) : 3158 - 3162
  • [3] Real-Time Image Processing Based on Service Function Chaining Using CPU-FPGA Architecture
    Ukon, Yuta
    Yamazaki, Koji
    Nitta, Koyo
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2020, E103B (01) : 11 - 19
  • [4] Analytical Delay Model for CPU-FPGA Data Paths in Programmable System-on-Chip FPGA
    Tahghighi, Mohammad
    Sinha, Sharad
    Zhang, Wei
    APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 159 - 170
  • [5] Efficient and Modularized Training on FPGA for Real-time Applications
    Venkataramanaiah, Shreyas Kolala
    Du, Xiaocong
    Li, Zheng
    Yin, Shihui
    Cao, Yu
    Seo, Jae-sun
    PROCEEDINGS OF THE TWENTY-NINTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2020, : 5237 - 5239
  • [6] Real-time simulation algorithm design of a virtual synchronous grid-connected inverter system based on a CPU-FPGA heterogeneous platform
    Wu P.
    Wang K.
    Xu J.
    Li G.
    Dianli Xitong Baohu yu Kongzhi/Power System Protection and Control, 2020, 48 (14): : 85 - 94
  • [7] HeterogeneousRTOS: A CPU-FPGA Real-Time OS for Fault Tolerance on COTS at Near-Zero Timing Cost
    Ratti, Francesco
    Knoedtel, Johannes
    Reichenbach, Marc
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2025, 24 (02)
  • [8] Real-Time Simulation of MMCs Using CPU and FPGA
    Saad, Hani
    Ould-Bachir, Tarek
    Mahseredjian, Jean
    Dufour, Christian
    Dennetiere, Sebastien
    Nguefeu, Samuel
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (01) : 259 - 267
  • [9] Buffer Minimization of Real-Time Streaming Applications Scheduling on Hybrid CPU/FPGA Architectures
    Zhu, Jun
    Sander, Ingo
    Jantsch, Axel
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1506 - 1511
  • [10] Hybrid CPU-Core and FPGA Based Real-time Implementation of a High Frequency Aircraft Power System
    Amitkumar, K. S.
    Ilamparithi, T.
    Prakash, Ohm
    Belanger, Jean
    2015 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2015, : 5425 - 5430