LDMOS Transistor High-Frequency Performance Enhancements by Strain

被引:12
作者
Chen, Kun-Ming [1 ]
Huang, Guo-Wei [1 ,2 ]
Chen, Bo-Yuan [1 ]
Chiu, Chia-Sung [1 ]
Hsiao, Chih-Hua [1 ]
Liao, Wen-Shiang [3 ]
Chen, Ming-Yi [4 ]
Yang, Yu-Chi [4 ]
Wang, Kai-Li [4 ]
Liu, Chee Wee [1 ,5 ]
机构
[1] Natl Nano Device Labs, Hsinchu 30078, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 30010, Taiwan
[3] Hubei Univ, Fac Phys & Elect Technol, Wuhan 430062, Peoples R China
[4] United Microelect Corp, Hsinchu 300, Taiwan
[5] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
关键词
Annular layout; biaxial tensile strain; cutoff frequency; laterally diffused MOS (LDMOS); mechanical stress; SILICON;
D O I
10.1109/LED.2011.2182494
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effects of mechanical stress on the dc and high-frequency performances of laterally diffused MOS (LDMOS) transistors with different layout structures were investigated by using the wafer bending method. A 3.1% peak cutoff frequency (f(T)) enhancement is achieved for the multifinger device under 0.051% biaxial tensile strain. For LDMOS with annular layout, the f(T) enhancement is increased to 3.7% due to the various channel directions. Our results suggest the strain technology can be adopted in LDMOS for RF applications. The transconductance and gate capacitance were also extracted to clearly demonstrate the f(T) variations.
引用
收藏
页码:471 / 473
页数:3
相关论文
共 15 条
[1]  
Chen K. M., 2010, INT EL DEV MAT S CHU
[2]   Analysis of temperature effects on high-frequency characteristics of RF lateral-diffused metal-oxide-semiconductor transistors [J].
Hu, Hsin-Hui ;
Chen, Kun-Ming ;
Huang, Guo-Wei ;
Chien, Alex ;
Cheng, Eric ;
Yang, Yu-Chi ;
Chang, Chun-Yen .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) :2650-2655
[4]   Thick-strained-Si/relaxed-SiGe structure of high-performance RF power LDMOSFETs for cellular handsets [J].
Kondo, Masao ;
Sugii, Nobuyuki ;
Hoshino, Yutaka ;
Hirasawa, Wataru ;
Kimura, Yoshinobu ;
Miyamoto, Masafumi ;
Fujioka, Toru ;
Kamohara, Shiro ;
Kondo, Yasuichi ;
Kimura, Shin'ichiro ;
Yoshida, Isao .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) :3136-3145
[5]   Logic 90 nm n-channel field effect transistor current and speed enhancements through external mechanical package straining [J].
Liao, Wen-Shiang ;
Huang, Sheng-Yi ;
Tang, Mao-Chyuan ;
Liaw, Yue-Gie ;
Chen, Kun-Ming ;
Shih, Tommy ;
Tsen, Huan-Chiu ;
Chung, Lee ;
Liu, Chee Wee .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) :3127-3129
[6]   The impact of the intrinsic and extrinsic resistances of double gate SOI on RF performance [J].
Lim, Tao Chuan ;
Armstrong, G. Alastair .
SOLID-STATE ELECTRONICS, 2006, 50 (05) :774-783
[7]   Quasi-saturation capacitance behavior of a DMOS device [J].
Liu, CM ;
Kuo, JB .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (07) :1117-1123
[8]  
LOVELACE D, 1994, IEEE MTT-S, P865, DOI 10.1109/MWSYM.1994.335220
[9]  
Ma G., 2005, IEDM, P361
[10]   A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films [J].
Pidin, S ;
Mori, T ;
Inoue, K ;
Fukuta, S ;
Itoh, N ;
Mutoh, E ;
Ohkoshi, K ;
Nakamura, R ;
Kobayashi, K ;
Kawamura, K ;
Saiki, T ;
Fukuyama, S ;
Satoh, S ;
Kase, M ;
Hashimoto, K .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :213-216