Impacts of NH3 plasma treatment on double-gated poly-Si nanowire thin-film transistors

被引：2
|
作者：
Lee, K. H. [1 ]
Lin, H. C. [1 ]
Hsu, H. H. [1 ]
Huang, T. Y. [1 ]
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源：
EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS | 2007年
关键词：
D O I：
10.1109/EDSSC.2007.4450078
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
NH3 plasma treatment has been employed to improve the performance of a novel double-gated poly-Si nanowire thin-film transistor in terms of increased on-state current, reduced off-state current, and steeper sub-threshold slope. An interesting finding is that the radiation damage, accompanying by a negative shift in threshold voltage, appears to occur in the early stage of plasma treatment for devices with top poly-gate. Such effect disappears when an Al top-gate is used instead.
引用
收藏
页码：125 / 128
页数：4
相关论文
共 50 条
  • [1] Performance improvement of poly-Si tunnel thin-film transistor by NH3 plasma treatment
    Ma, William Cheng-Yu
    Chen, Yi-Hsuan
    Lin, Zheng-Yi
    Huang, Yao-Sheng
    Huang, Bo-Siang
    Wu, Zheng-Da
    THIN SOLID FILMS, 2016, 618 : 178 - 183
  • [2] Performance Enhancement in Double-Gated Poly-Si Nanowire Transistors With Reduced Nanowire Channel Thickness
    Lin, Horng-Chih
    Chen, Wei-Chen
    Lin, Chuan-Ding
    Huang, Tiao-Yuan
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) : 644 - 646
  • [3] Operations of poly-Si nanowire thin-film transistors with a multiple-gated configuration
    Su, C. J.
    Lin, H. C.
    Tsai, H. H.
    Hsu, H. H.
    Wang, T. M.
    Huang, T. Y.
    NANOTECHNOLOGY, 2007, 18 (21)
  • [4] A study on low temperature transport properties of independent double-gated poly-Si nanowire transistors
    Chen, Wei-Chen
    Lin, Horng-Chih
    Lin, Zer-Ming
    Hsu, Chin-Tsai
    Huang, Tiao-Yuan
    NANOTECHNOLOGY, 2010, 21 (43)
  • [5] In Situ Doped Source/Drain for Performance Enhancement of Double-Gated Poly-Si Nanowire Transistors
    Chen, Wei-Chen
    Lin, Horng-Chih
    Chang, Yu-Chia
    Lin, Chuan-Ding
    Huang, Tiao-Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (07) : 1608 - 1615
  • [6] Effects of NH3 plasma pretreatment before crystallization on low-temperature-processed poly-Si thin-film transistors
    Fan, Ching-Lin
    Yang, Tsung-Hsien
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2006, 153 (08) : H161 - H165
  • [7] STUDY OF ECR HYDROGEN PLASMA TREATMENT ON POLY-SI THIN-FILM TRANSISTORS
    TAKESHITA, T
    UNAGAMI, T
    KOGURE, O
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1988, 27 (11): : L2118 - L2120
  • [8] Impacts of channel film thickness on poly-Si tunnel thin-film transistors
    Ma, William Cheng-Yu
    Hsu, Hui-Shun
    Fang, Chih-Cheng
    Jao, Che-Yu
    Liao, Tzu-Han
    THIN SOLID FILMS, 2018, 660 : 926 - 930
  • [9] Origins of Performance Enhancement in Independent Double-Gated Poly-Si Nanowire Devices
    Hsu, Hsing-Hui
    Lin, Horng-Chih
    Huang, Tiao-Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) : 905 - 912
  • [10] Drain Conductance Oscillations in Poly-Si Junctionless Nanowire Thin-Film Transistors
    Kang, Tsung-Kuei
    Peng, Yen-Hao
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 451 - 456
12345