Design optimization for capacitive-resistively driven on-chip global interconnect

被引：3

作者：

Jiang, Jianfei ^{[1
]}

He, Weifeng ^{[1
]}

Wei, Jizeng ^{[2
]}

Wang, Qin ^{[1
]}

Mao, Zhigang ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Shanghai 200240, Peoples R China

[2] Tianjin Univ, Tianjin 300072, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2015年 / 12卷 / 08期

基金：

国家高技术研究发展计划(863计划); 中国国家自然科学基金;

关键词：

AC coupling; global interconnect; high speed; on-chip; low power; COMMUNICATION; TRANSCEIVER; SPEED; WIRES; CMOS;

D O I：

10.1587/elex.12.20150111

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

On-chip global wires are speed and power bottleneck in state-of-the-art chips. AC coupling technique is an efficient way to reduce interconnection delay and power. This paper proposes a new capacitive-resistively driven AC coupling global link. Bandwidth performance of the proposed wire is analyzed and an optimization algorithm for capacitive-resistively driven wire is presented. Simulation results show that our optimization methodology can improve the bandwidth. By applying our optimization algorithm, data rate can be improved from 2 Gb/s to 2.5 Gb/s in the implemented transceiver circuit. The proposed optimization algorithm can be applied in high speed global communication.

引用

页码：1 / 12

页数：12

共 15 条

[1] Design Optimization for AC Coupled On-chip Global Interconnect
Liang, Lianfei
Wang, Qin
He, Weifeng
Zeng, Xiaoyang
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1521 - 1523
[2] A Pre-emphasis Circuit Design for High Speed On-Chip Global Interconnect
Jiang, Jian-Fei
Sheng, Wei-Guang
Mao, Zhi-gang
He, Wei-feng
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
[3] Well-behaved global on-chip interconnect
Caputa, P
Svensson, C
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (02) : 318 - 323
[4] Testable Design of Repeaterless Low Swing On-Chip Interconnect
Naveen, K.
Sharma, Dinesh K.
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 563 - 566
[5] Design Methodology of High Performance On-Chip Global Interconnect Using Terminated Transmission-Line
Zhang, Yulei
Zhang, Ling
Deutsch, Alina
Katopis, George A.
Dreps, Daniel M.
Buckwalter, James F.
Kuh, Ernest S.
Cheng, Chung-Kuan
ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 451 - +
[6] On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals
Zhang, Ling
Zhang, Yulei
Chen, Hongyu
Yao, Bo
Hamilton, Kevin
Cheng, Chung-Kuan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (03) : 520 - 524
[7] A multiconductor transmission line methodology for global on-chip interconnect modeling and analysis
Elfadel, IM
Deutsch, A
Smith, HH
Rubin, BJ
Kopcsay, GV
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01): : 71 - 78
[8] Compact Performance Models and Comparisons for Gigascale On-Chip Global Interconnect Technologies
Koo, Kyung-Hoae
Kapur, Pawan
Saraswat, Krishna C.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 1787 - 1798
[9] High-Speed Low-Power Global On-Chip Interconnect Based on Delayed Symbol Transmission
Park, Kwang-Il
Koo, Ja-Hyuck
Shin, Won-Hwa
Jun, Young-Hyun
Kong, Bai-Sun
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (02) : 168 - 174
[10] Design and performance analysis of buffer inserted on-chip global nano interconnects in VDSM technologies
Venkataiah C.
Ramanjaneyulu N.
Rao Y.M.
Prakash V.N.V.S.
Murthy M.K.L.
Rao N.S.
Nanotechnology for Environmental Engineering, 2022, 7 (03) : 775 - 781

← 1 2 →