An approach to diagnose logical faults in partially observable sequential circuits

被引:1
|
作者
Yamazaki, K
Yamada, T
机构
来源
SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS | 1997年
关键词
D O I
10.1109/ATS.1997.643954
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
We propose an approach for locating logical faults in sequential circuits under the condition that all the internal nets are not observable. In this approach, candidates for the error sources are first deduced by an error propagation traceback starting from the failing primary outputs. Then, with the aid of probing, the possible error sources are found. Simulation results for lSCAS'89 benchmark circuits show that a reasonable diagnostic resolution can be achieved by our approach if more than 50% of the internal nets are observable.
引用
收藏
页码:168 / 173
页数:6
相关论文
共 50 条
  • [1] Partially detectable faults in synchronous sequential circuits
    Dawoud, DS
    AFRICON '96 - 1996 IEEE AFRICON : 4TH AFRICON CONFERENCE IN AFRICA, VOLS I & II: ELECTRICAL ENERGY TECHNOLOGY; COMMUNICATION SYSTEMS; HUMAN RESOURCES, 1996, : 795 - 800
  • [2] A Probabilistic Approach to Diagnose SETs in Sequential Circuits
    Sreenivas Gangadhar
    Spyros Tragoudas
    Journal of Electronic Testing, 2013, 29 : 317 - 330
  • [3] A Probabilistic Approach to Diagnose SETs in Sequential Circuits
    Gangadhar, Sreenivas
    Tragoudas, Spyros
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (03): : 317 - 330
  • [4] Sequential Halving for Partially Observable Games
    Pepels, Tom
    Cazenave, Tristan
    Winands, Mark H. M.
    COMPUTER GAMES, CGW 2015, 2016, 614 : 16 - 29
  • [5] Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach
    Miskov-Zivanov, Natasa
    Marculescu, Diana
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (10) : 1614 - 1627
  • [6] Optimal error detection circuits for sequential circuits with observable states
    Goessel, M.
    Proceedings of the International GI/ITG/GMA Conference, 1991,
  • [7] HEURISTIC SIMULATION OF LOGICAL CIRCUITS WITH MULTIPLE FAULTS
    GERSHGORIN, EI
    ERMILOV, VA
    KUDYUKOV, NI
    AUTOMATION AND REMOTE CONTROL, 1975, 36 (03) : 514 - 516
  • [8] Logical Filtering and Smoothing: State Estimation in Partially Observable Domains
    Mombourquette, Brent
    Muise, Christian
    McIlraith, Sheila A.
    THIRTY-FIRST AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2017, : 3613 - 3621
  • [9] IDENTIFYING UNTESTABLE FAULTS IN SEQUENTIAL-CIRCUITS
    LIANG, HC
    LEE, CL
    CHEN, JE
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 14 - 23
  • [10] Identification of primitive faults in combinational and sequential circuits
    Tekumalla, RC
    Menon, PR
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (12) : 1426 - 1442