共 50 条
- [33] Message authentication on 64-bit architectures SELECTED AREAS IN CRYPTOGRAPHY, 2007, 4356 : 327 - 341
- [34] SOI implementation of a 64-bit adder Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 573 - 574