Through-Silicon Vias: Drivers, Performance, and Innovations

被引：37

作者：

Thadesar, Paragkumar A. ^{[1
]}

Gu, Xiaoxiong ^{[2
]}

Alapati, Ramakanth ^{[3
]}

Bakir, Muhannad S. ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

[2] IBM Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

[3] GLOBALFOUNDRIES, Santa Clara, CA 95054 USA

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2016年 / 6卷 / 07期

关键词：

Loss; low power; photodefinition; polymer stress; through-silicon vias (TSVs); X-RAY MICRODIFFRACTION; END-POINT DETECTION; AIR-GAP; INTERPOSER; DESIGN; FABRICATION; RELIABILITY; TECHNOLOGY; STRESSES; MODEL;

D O I：

10.1109/TCPMT.2016.2524691

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

To address the abating performance improvements from device scaling, innovative 2.5-D and 3-D integrated circuits with vertical interconnects called through-silicon vias (TSVs) have been widely explored. This paper reviews TSVs with focus on the following: 1) key drivers for TSV-based integration; 2) TSV fabrication techniques; 3) TSV electrical and thermomechanical performance fundamentals and characterization techniques; and 4) novel technologies to attain enhanced performance beyond the state-of-the-art TSVs.

引用

页码：1009 / 1019

页数：11

共 50 条

[41] Parasitic Inductance of Non-Uniform Through-Silicon Vias (TSVs) for Microwave Applications
Liu, Xiaoxian
Zhu, Zhangming
Yang, Yintang
Ding, Ruixue
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (07) : 424 - 426
[42] Electrothermal modelling and characterisation of submicron through-silicon carbon nanotube bundle vias for three-dimensional ICs
Zhao, Wen-Sheng
Sun, Lingling
Yin, Wen-Yan
Guo, Yong-Xin
MICRO & NANO LETTERS, 2014, 9 (02): : 123 - 126
[43] Modeling and Measurement of 3D Solenoid Inductor Based on Through-Silicon Vias
Yin, Xiangkun
Wang, Fengjuan
Zhu, Zhangming
Pavlidis, Vasilis F.
Liu, Xiaoxian
Lu, Qijun
Liu, Yang
Yang, Yintang
CHINESE JOURNAL OF ELECTRONICS, 2023, 32 (02) : 365 - 374
[44] Study of the protrusion of through-silicon vias in dual annealing-CMP processes for 3D integration
Liu, Tianjian
Wang, Shizhao
Dong, Fang
Xi, Yang
Zhang, Yunpeng
He, Tao
Sun, Xiang
Liu, Sheng
MICROSYSTEMS & NANOENGINEERING, 2025, 11 (01):
[45] Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits
Savidis, Ioannis
Alam, Syed M.
Jain, Ankur
Pozder, Scott
Jones, Robert E.
Chatterjee, Ritwik
MICROELECTRONICS JOURNAL, 2010, 41 (01) : 9 - 16
[46] Effect of Scaling Copper Through-Silicon Vias on Stress and Reliability for 3D Interconnects
Spinella, Laura
Park, Miseok
Im, Jang-Hi
Ho, Paul
Tamura, Nobumichi
Jiang, Tengfei
2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 80 - 82
[47] High-Level Crosstalk Model in N-Coupled Through-Silicon Vias (TSVs)
Lee, Hyeonggeon
Park, Jong Kang
Kim, Jong Tae
ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2018, 18 (03) : 9 - 14
[48] Microstructure Evolution and Defect Formation in Cu Through-Silicon Vias (TSVs) During Thermal Annealing
Shin, Hae-A-Seul
Kim, Byoung-Joon
Kim, Ju-Heon
Hwang, Sung-Hwan
Budiman, Arief Suriadi
Son, Ho-Young
Byun, Kwang-Yoo
Tamura, Nobumichi
Kunz, Martin
Kim, Dong-Ik
Joo, Young-Chang
JOURNAL OF ELECTRONIC MATERIALS, 2012, 41 (04) : 712 - 719
[49] Failure analysis on the mechanical property of Through-Silicon Vias interface using a cohesive zone model
Li, Gangiong
Chen, Zhuo
Cao, Sen
Luo, Hongiong
Jiang, Liu lu
Zhu, Wenhui
2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 1341 - 1345
[50] Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias
Karmarkar, Aditya P.
Xu, Xiaopeng
Yeap, Kong-Boon
Zschech, Ehrenfried
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 225 - 232

← 1 2 3 4 5 →