A Distortion-Compensated Charge Transfer Amplifier for a 1.66-MHz Cyclic Pipeline ADC

被引:3
作者
Sandhu, Tejinder Singh [1 ]
El-Sankary, Kamal [1 ]
El-Masry, Ezz [1 ]
机构
[1] Dalhousie Univ, VLSI Res Lab, Dept Elect & Comp Engn, Halifax, NS B3J 2X4, Canada
关键词
Charge transfer amplifier; cyclic pipeline analog-to-digital converter (ADC); distortion compensation;
D O I
10.1109/TCSII.2010.2048389
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A distortion-compensated charge transfer amplifier (DCCTA) is proposed to improve the linearity constraints of the differential charge transfer amplifier (DCTA). The proposed DCCTA effectively reduces distortion at its output by source degeneration, cross coupling, and making the drain-to-source voltage of the amplifying transistor independent of the applied input signal. This DCCTA yields an effective number of bits of 9.26 bits, compared with 6.05 bits for the DCTA at 40MHz while consuming only 13.5 mu W from a 1.2-V source. A 1.66-MHz cyclic pipeline analog-to-digital converter employing this DCCTA as a residue amplifier was simulated using 90-nm CMOS process, resulting in a peak resolution of 9.21 bits, without being limited by the thermal noise.
引用
收藏
页码:507 / 511
页数:5
相关论文
共 8 条
[1]  
CHANG D, 2002, P IEEE INT S CIRC SY, V2, P796
[2]   A 9.4-bit, 50-MS/s, 1.44-mW Pipelined ADC Using Dynamic Source Follower Residue Amplification [J].
Hu, Jason ;
Dolev, Noam ;
Murmann, Boris .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) :1057-1066
[3]   A 10-B 20-MSAMPLE/S ANALOG-TO-DIGITAL CONVERTER [J].
LEWIS, SH ;
FETTERMAN, HS ;
GROSS, GF ;
RAMACHANDRAN, R ;
VISWANATHAN, TR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) :351-358
[4]  
MARBLE W, 2001, Patent No. 6249181
[5]   Analysis of the dynamic behavior of a charge-transfer amplifier [J].
Marble, WJ ;
Comer, DT .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2001, 48 (07) :793-804
[6]   A pipeline A/D converter architecture with low DNL [J].
Opris, IE ;
Wong, BC ;
Chin, SW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (02) :281-285
[7]  
Sumanen L, 2000, ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, P32, DOI 10.1109/ICECS.2000.911478
[8]   Digital Background Calibration of a 0.4-pJ/step 10-bit Pipelined ADC without PN Generator in 90-nm Digital CMOS [J].
Taherzadeh-Sani, Mohammad ;
Hamoui, Anas A. .
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, :53-56