A High-Speed Low-Power Multitask Digital Vision Chip

被引：0

作者：

Noohi, Mohammad Sajad ^{[1
]}

Sayedi, Sayed Masoud ^{[1
]}

Jalili, Armin ^{[1
]}

机构：

[1] Isfahan Univ Technol, Dept Elect & Comp Engn, Esfahan, Iran

来源：

2014 SECOND RSI/ISM INTERNATIONAL CONFERENCE ON ROBOTICS AND MECHATRONICS (ICROM) | 2014年

关键词：

digital vision chip; in-pixel image processing; high speed general purpose vision chip; robotic vision; PROCESSOR; PIXEL;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new pixel architecture for the use in a multitask digital vision chip is presented. The architecture is based on SIMD parallel processing, and it is configurable to perform different binary image processing operations in high speed and with low power consumption. The proposed circuit can output the result in each period of its operating frequency, which makes it very suitable for high speed real time applications. An array of 32*64 pixels has been simulated in 0.18 mu m CMOS technology. The array works at 80 MHz clock frequency, and each pixel of it only consumes 3.4 mu W. The results of image processing on the array show the high performance of the circuit.

引用

页码：161 / 165

页数：5

共 50 条

[21] Trends in the Design of High-speed, Low-power Analog-to-Digital Converters
Furuta, Masanori
Itakura, Tetsuro
2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 169 - 171
[22] Low-power clock-deskew buffer for high-speed digital circuits
Liu, SI
Lee, JH
Tsao, HW
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (04) : 554 - 558
[23] A High-Speed and Low-Power Pipelined Binary Search Analog to Digital Converter
Mesgarani, Ali
Tekin, Ahmet
Ay, Suat U.
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[24] High-speed low-power CMOS pipelined analog-to-digital converter
Ju, RA
Lee, DH
Yu, SD
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (06) : 981 - 986
[25] High-speed and low-power techniques of hardware and software for digital signal processors
Takahashi, H
Ikeno, R
Toyonoh, Y
Takegama, A
Ikezaki, Y
Urasaki, T
Satoh, H
Itoigawa, M
Matsumoto, Y
IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04) : 589 - 596
[26] High-speed and Low-power OOK CMOS Transmitter and Receiver for Wireless Chip-to-Chip Communication
Lee, Hae Jin
Lee, Joong Geun
Lee, Chae Jun
Jang, Tae Hwan
Kim, Ho Jung
Park, Chul Soon
2015 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS (IMWS-AMP), 2015, : 201 - 203
[27] A High-Speed, Low-Offset and Low-Power Differential Comparator for Analog to Digital Converters
Nasrollahpour, Mehdi
Yen, Chi-Hsien
Hamedi-hagh, Sotoudeh
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 220 - 221
[28] HIGH-PERFORMANCE ALINAS/GAINAS HBTS FOR HIGH-SPEED, LOW-POWER DIGITAL CIRCUITS
FARLEY, CW
CHANG, MF
ASBECK, PM
WANG, KC
SHENG, NH
PIERSON, R
NUBLING, RB
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) : 2601 - 2602
[29] A Low-Power High-Speed Charge-Steering Comparator for High-Speed Applications
Hassan, Ali H.
Aboudina, Mohamed M.
Refky, Mohamed
2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
[30] Asynchronous design for high-speed and low-power circuits
Beerel, Peter A.
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 669 - 669

← 1 2 3 4 5 →