Area and Power Analysis of AES using Hardware and Software Co-Design

被引：0

作者：

Deotare, Vilas V. ^{[1
]}

Padole, Dinesh V. ^{[1
]}

Wakode, Ashok S. ^{[1
]}

机构：

[1] GHRCE Nagpur, Nagpur, Maharashtra, India

来源：

2014 IEEE GLOBAL CONFERENCE ON WIRELESS COMPUTING AND NETWORKING (GCWCN) | 2014年

关键词：

Time evaluation; Substitution; Encryption; Decryption Plain text; cipher text; key operating frequency; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper investigate the analysis of power and area of Advanced Encryption Standard (AES) algorithm using different design tool like ARM based, Hardware (VHDL/Verilog) and HW/SW. Results of area and power consumption for different design are varying and the percentage improvement in the power and area is marginable. The power improvement range is between 22.5% to 90% and the area improvement range is between 5% to 30%. The proposed AES is implemented on different hardware like ARM, microblaze processor and FPGA.

引用

页码：194 / 198

页数：5

共 50 条

[41] Hardware/software co-design of physical unclonable function based authentications on FPGAs
Aysu, Aydin
Schaumont, Patrick
MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (07) : 589 - 597
[42] Hardware-Software Co-Design of an Image Feature Extraction and Matching Algorithm
Chien, Chiang-Heng
Chien, Chiang-Ju
Hsu, Chen-Chien
2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT AUTONOMOUS SYSTEMS (ICOIAS 2019), 2019, : 37 - 41
[43] Hardware-Software Co-Design: A Practical Course for Future Embedded Engineers
Bartik, Matej
Pichlova, Dominika
Kubatova, Hana
2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 347 - 350
[44] Hardware-Software Co-Design for On-Chip Learning in AI Systems
Varshika, M. L.
Mishra, Abhishek Kumar
Kandasamy, Nagarajan
Das, Anup
2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 624 - 631
[45] Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators
Montanaro, Gabriele
Galimberti, Andrea
Colizzi, Ernesto
Zoni, Davide
2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
[46] Invited: Algorithm-Software-Hardware Co-Design for Deep Learning Acceleration
Li, Zhengang
Xie, Yanyue
Dong, Peiyan
Chen, Olivia
Wang, Yanzhi
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
[47] An Efficient Architecture for a TCP Offload Engine Based on Hardware/Software Co-design
Jang, Hankook
Chung, Sang-Hwa
Kim, Dung Kyue
Lee, Yun-Sung
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2011, 27 (02) : 493 - 509
[48] A Hardware/Software Co-Design of K-mer Counting Using a CAPI-Enabled FPGA
Haghi, Abbas
Alvarez, Lluc
Polo, Jorda
Diamantopoulos, Dionysios
Hagleitner, Christoph
Moreto, Miquel
2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, : 57 - 64
[49] Hardware/Software Co-Design for Near Real Time Enhancement of Remote Sensing Imaging
Castillo Atoche, Alejandro
Torres Roman, Deni
2008 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE 2008), 2008, : 301 - 306
[50] Hardware/software co-design of a real-time kernel based tracking system
Ali, Usman
Malik, Mohammad Bilal
JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (08) : 317 - 326

← 1 2 3 4 5 →