Area and Power Analysis of AES using Hardware and Software Co-Design

被引：0

作者：

Deotare, Vilas V. ^{[1
]}

Padole, Dinesh V. ^{[1
]}

Wakode, Ashok S. ^{[1
]}

机构：

[1] GHRCE Nagpur, Nagpur, Maharashtra, India

来源：

2014 IEEE GLOBAL CONFERENCE ON WIRELESS COMPUTING AND NETWORKING (GCWCN) | 2014年

关键词：

Time evaluation; Substitution; Encryption; Decryption Plain text; cipher text; key operating frequency; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper investigate the analysis of power and area of Advanced Encryption Standard (AES) algorithm using different design tool like ARM based, Hardware (VHDL/Verilog) and HW/SW. Results of area and power consumption for different design are varying and the percentage improvement in the power and area is marginable. The power improvement range is between 22.5% to 90% and the area improvement range is between 5% to 30%. The proposed AES is implemented on different hardware like ARM, microblaze processor and FPGA.

引用

页码：194 / 198

页数：5

共 50 条

[31] Hardware-Software Co-Design for Face Recognition on FPGA SoCs
Wang, Hao
Cao, Shan
Xu, Shugong
Zhang, Shunqing
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[32] Teaching Hardware/Software Co-design of Embedded Systems - a Case Study
Bencheva, Nina
Kostadinov, Nikolay
2017 27TH EAEEIE ANNUAL CONFERENCE (EAEEIE), 2017,
[33] Enclavisor: A Hardware-Software Co-Design for Enclaves on Untrusted Cloud
Gu, Jinyu
Wu, Xinyue
Zhu, Bojun
Xia, Yubin
Zang, Binyu
Guan, Haibing
Chen, Haibo
IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (10) : 1598 - 1611
[34] Hardware/Software Co-Design of an Accelerator for FV Homomorphic Encryption Scheme Using Karatsuba Algorithm
Migliore, Vincent
Real, Maria Mendez
Lapotre, Vianney
Tisserand, Arnaud
Fontaine, Caroline
Gogniat, Guy
IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (03) : 335 - 347
[35] Hardware and Software Co-design for Soft Switch in ViT Variants Processing Unit
Hu, Wei
Fan, Jie
Liu, Fang
Hu, Kejie
KNOWLEDGE SCIENCE, ENGINEERING AND MANAGEMENT, KSEM 2022, PT III, 2022, 13370 : 693 - 705
[36] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
MA Kefan
XIAO Liquan
ZHANG Jianmin
LI Tiejun
ChineseJournalofElectronics, 2019, 28 (05) : 953 - 961
[37] A Scalable Hardware/Software Co-design for Elliptic Curve Cryptography on PicoBlaze Microcontroller
Hassan, Mohamed N.
Benaissa, Mohammed
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2111 - 2114
[38] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
Ma, Kefan
Xiao, Liquan
Zhang, Jianmin
Li, Tiejun
CHINESE JOURNAL OF ELECTRONICS, 2019, 28 (05) : 953 - 961
[39] Hardware/Software Co-design Approach for an ADALINE Based Adaptive Control System
He, Shouling
Xu, Xuping
JOURNAL OF COMPUTERS, 2008, 3 (02) : 29 - 36
[40] Hardware/Software Co-Design of Fractal Features Based Fall Detection System
Tahir, Ahsen
Morison, Gordon
Skelton, Dawn A.
Gibson, Ryan M.
SENSORS, 2020, 20 (08)

← 1 2 3 4 5 →