Area and Power Analysis of AES using Hardware and Software Co-Design

被引：0

作者：

Deotare, Vilas V. ^{[1
]}

Padole, Dinesh V. ^{[1
]}

Wakode, Ashok S. ^{[1
]}

机构：

[1] GHRCE Nagpur, Nagpur, Maharashtra, India

来源：

2014 IEEE GLOBAL CONFERENCE ON WIRELESS COMPUTING AND NETWORKING (GCWCN) | 2014年

关键词：

Time evaluation; Substitution; Encryption; Decryption Plain text; cipher text; key operating frequency; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper investigate the analysis of power and area of Advanced Encryption Standard (AES) algorithm using different design tool like ARM based, Hardware (VHDL/Verilog) and HW/SW. Results of area and power consumption for different design are varying and the percentage improvement in the power and area is marginable. The power improvement range is between 22.5% to 90% and the area improvement range is between 5% to 30%. The proposed AES is implemented on different hardware like ARM, microblaze processor and FPGA.

引用

页码：194 / 198

页数：5

共 50 条

[1] Hardware-Software Co-Design of AES on FPGA
Baskaran, Saambhavi
Rajalakshmi, Pachamuthu
PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
[2] Hardware and Software Co-Design for Robot Arm
Meshram, Urmila
Harkare, R. R.
Meshram, Devendra
CONTEMPORARY COMPUTING, PT 2, 2010, 95 : 241 - +
[3] Hardware/Software Co-design of Power Level Difference Based Noise Cancellation
Van Phu Ha
Duc Minh Nguyen
Quang Hieu Dang
2015 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2015, : 616 - 621
[4] A Hardware/Software Co-Design System using reconfigurable computing technology
Casselman, S
Schewel, J
INTELLIGENT SYSTEMS IN DESIGN AND MANUFACTURING, 1998, 3517 : 208 - 214
[5] The design of a rapid prototyping platform for hardware/software co-design
Wu, BF
Peng, CL
Sun, XG
CAD/GRAPHICS '2001: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, VOLS 1 AND 2, 2001, : 931 - 934
[6] A hardware/software co-design approach for face recognition
Li, XG
Areibi, S
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 55 - 58
[7] A compact and scalable hardware/software co-design of sike
Massolino P.M.C.
Longa P.
Renes J.
Batina L.
IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020, 2020 (02): : 245 - 271
[8] The Heterogeneous Deployment Tool for Hardware and Software Co-design
Zhao, Bingjie
Li, Ziyang
Zhang, Tao
PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (CITS), 2020, : 50 - 54
[9] FPGA Implementation of Blokus Duo Player using Hardware/Software Co-Design
Kojima, Akira
PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 378 - 381
[10] Hardware/Software Co-design for A Wireless Sensor Network Platform
Hsieh, Chih-Ming
Samie, Farzad
Srouji, M. Sammer
Wang, Manyi
Wang, Zhonglei
Henkel, Joerg
2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2014,

← 1 2 3 4 5 →