Slew-aware Fast Clock Tree Synthesis with Buffer Sizing

被引：0

作者：

Choi, Mujun ^{[1
]}

Oh, Deokkeun ^{[1
]}

Kim, Juho ^{[1
]}

机构：

[1] Sogang Univ, Dept Comp Sci & Engn, Seoul, South Korea

来源：

2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC) | 2018年

关键词：

skew; slew; buffer sizing; DME; Fast CTS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Clock tree synthesis (CTS) is a critical part on the total performance of chip. Buffer insertion is required in clock tree to prevent signal degradation and satisfy slew constraints. Also, buffer sizing minimizes power and skew in clock tree network. In this paper, we proposed slew-aware fast buffer insertion/sizing methodology in CTS based on DME to meet the skew constraints. The experiment results show the proposed sizing method reduce about 13.47% power consumption and 49.03% runtime compared to LP-based method.

引用

页码：271 / 274

页数：4

共 50 条

[41] Clock-tree aware placement based on Dynamic Clock-Tree Building
Wang, Yanfeng
Zhou, Qiang
Hong, Xianlong
Cai, Yici
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2040 - 2043
[42] Skew aware polarity assignment in clock tree
Chen, Po-Yuan
Ho, Kuan-Hsien
Hwang, TingTing
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 376 - 379
[43] Simultaneous buffer-sizing and wire-sizing for clock trees based on Lagrangian relaxation
Lee, YM
Chen, CCP
Chang, YW
Wong, DF
VLSI DESIGN, 2002, 15 (03) : 587 - 594
[44] Power-mode-aware buffer synthesis for low-power clock skew minimization
Huang, Shih-Hsu
Cheng, Chun-Hua
IEICE ELECTRONICS EXPRESS, 2016, 13 (14):
[45] Analysis of Clock Tree Buffer Degradation Caused by Radiation
Watanabe, Minoru
APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2024, 2024, 14553 : 120 - 133
[46] An Efficient Buffer Sizing Algorithm for Clock Trees Considering Process Variations
Deng, Chao
Cai, Yici
Zhou, Qiang
Chen, Zhuwei
PROCEEDINGS OF THE SIXTH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ASQED 2015, 2015, : 108 - 113
[47] Buffer sizing for clock power minimization subject to general skew constraints
Wang, K
Marek-Sadowska, M
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 159 - 164
[48] Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis
Liu, Wulong
Wang, Yu
Chen, Guoqing
Ma, Yuchun
Xie, Yuan
Yang, Huazhong
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014,
[49] Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis
Oh, Deok Keun
Choi, Mu Jun
Kim, Ju Ho
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (03)
[50] Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis
Oh, Deok Keun
Choi, Mu Jun
Kim, Ju Ho
2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 9 - 16

← 1 2 3 4 5 →