共 50 条
- [32] Clock buffer and wire sizing using sequential programming 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 1041 - +
- [33] On-Chip-Variation-Aware Power-Mode-Aware Buffer Synthesis for Clock Skew Minimization 2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
- [34] NOISE AWARE CLOCK TREE SYNTHESIS FOR 3D ICs 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
- [35] Temperature Insensitive Clock Buffer and Its Application on Clock Tree CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 183 - 188
- [36] Multisource Clock Tree Synthesis Through Sink Clustering and Fast Clock Latency Prediction 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
- [37] On Constructing Low Power and Robust Clock Tree via Slew Budgeting ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 129 - 135
- [38] Iterative convergence of optimal wire sizing and available buffer insertion for zero-skew clock tree optimization PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 529 - 532
- [39] Clock Tree Construction and Buffer Planning in Placement 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1037 - 1041
- [40] WaveMin: A Fine-Grained Clock Buffer Polarity Assignment Combined with Buffer Sizing PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 522 - 527