Slew-aware Fast Clock Tree Synthesis with Buffer Sizing

被引：0
|
作者：
Choi, Mujun [1 ]
Oh, Deokkeun [1 ]
Kim, Juho [1 ]
机构：
[1] Sogang Univ, Dept Comp Sci & Engn, Seoul, South Korea
来源：
2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC) | 2018年
关键词：
skew; slew; buffer sizing; DME; Fast CTS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Clock tree synthesis (CTS) is a critical part on the total performance of chip. Buffer insertion is required in clock tree to prevent signal degradation and satisfy slew constraints. Also, buffer sizing minimizes power and skew in clock tree network. In this paper, we proposed slew-aware fast buffer insertion/sizing methodology in CTS based on DME to meet the skew constraints. The experiment results show the proposed sizing method reduce about 13.47% power consumption and 49.03% runtime compared to LP-based method.
引用
收藏
页码：271 / 274
页数：4
相关论文
共 50 条
  • [21] An OCV-Aware Clock Tree Synthesis Methodology
    Uysal, Necati
    Ewetz, Rickard
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [22] Mixed Allocation of Adjustable Delay Buffers Combined with Buffer Sizing in Clock Tree Synthesis of Multiple Power Mode Designs
    Park, Kitae
    Kim, Geunho
    Kim, Taewhan
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [23] Analysis and Design of Energy and Slew Aware Subthreshold Clock Systems
    Tolbert, Jeremy R.
    Zhao, Xin
    Lim, Sung Kyu
    Mukhopadhyay, Saibal
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (09) : 1349 - 1358
  • [24] Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks
    Samanta, Rupak
    Hu, Jiang
    Li, Peng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (07) : 1025 - 1035
  • [25] Clock Data Compensation Aware Clock Tree Synthesis in Digital Circuits with Adaptive Clock Generation
    Na, Taesik
    Ko, Jong Hwan
    Mukhopadhyay, Saibal
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1504 - 1509
  • [26] Discrete Buffer and Wire Sizing for Link-based Non-tree Clock Networks
    Samanta, Rupak
    Hu, Jiang
    Li, Peng
    ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2008, : 175 - 181
  • [27] Minimal buffer insertion in clock trees with skew and slew rate constraints
    Tellez, GE
    Sarrafzadeh, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (04) : 333 - 342
  • [28] Clock-tree synthesis for EMC-aware design
    Pandini, Davide
    Repetto, Guido A.
    PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 137 - +
  • [29] Variation-aware clock network buffer sizing using robust multi-objective optimization
    Amin Farshidi
    Logan Rakai
    Laleh Behjat
    David Westwick
    Optimization and Engineering, 2016, 17 : 473 - 500
  • [30] Minimal buffer insertion in clock trees with skew and slew rate constraints
    IBM Corp, East Fishkill, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 4 (333-342):
12345