Computational Parametric Study on the Strain Hardening Effect of Lead-free Solder Joints in Board Level Mechanical Drop Tests

被引:0
作者
Jiang, Tong [1 ]
Xu Zhengjian [1 ]
Lee, S. W. Ricky [1 ]
Song, Fubin [1 ]
Lo, Jeffery C. C. [1 ]
Yang, Chaoran [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Ctr Adv Microsyst Packaging, Kowloon, Hong Kong, Peoples R China
来源
EMPC-2011: 18TH EUROPEAN MICROELECTRONICS & PACKAGING CONFERENCE | 2011年
关键词
lead-free solder; IMC; drop test; stress; CHIP SCALE PACKAGES; IMPACT RELIABILITY; BALL; PREDICTION; FINISH; SPEED;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Many lead-free solder alloys have been proposed as alternatives to the conventional eutectic Sn-37wt% Pb (SnPb). This replacement induces the drop/impact reliability issues of portable products. Under the drop/impact loading, the main failure mode is interfacial brittle failure between lead-free solder joints and intermetallic compound (IMC) layer. The identification of failure mechanism in the solder joint under drop test becomes a very critical issue. In this paper, a finite element analysis of BGA assembly with lead-free solder joints is conducted to investigate IMC interfacial stresses under repetitive mechanical drops. For the two drop conditions of concern, the dominant strain rates for the solder joints are studied. The results indicate that the stress on the PCB side is larger than that on the package side in both the solder and the IMC. After multiple drops, the stress in the IMC gradually increases due to the strain hardening effect of the solder. During the repetitive drop tests, the increasing stress will eventually exceed the strength of IMC and leads to the brittle fracture of solder joint. The findings in the present study result in a better understanding in the failure mechanism of solder joint under repetitive mechanical drop tests.
引用
收藏
页数:6
相关论文
共 13 条
  • [1] Lead-free solders in microelectronics
    Abtew, M
    Selvaduray, G
    [J]. MATERIALS SCIENCE & ENGINEERING R-REPORTS, 2000, 27 (5-6) : 95 - 141
  • [2] Evaluation on influencing factors of board-level drop reliability for chip scale packages (Fine-Pitch ball grid array)
    Chong, Desmond Y. R.
    Che, F. X.
    Pang, John H. L.
    Xu, Luhua
    Xiong, B. S.
    Toh, H. J.
    Lim, B. K.
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (01): : 66 - 75
  • [3] Drop impact reliability testing for lead-free and lead-based soldered IC packages
    Chong, Desmond Y. R.
    Che, F. X.
    Pang, John H. L.
    Ng, Kellin
    Tan, Jane Y. N.
    Low, Patrick T. H.
    [J]. MICROELECTRONICS RELIABILITY, 2006, 46 (07) : 1160 - 1171
  • [4] Jiang T., 2009, P 11 EMAP PEN MAL
  • [5] Jiang T., 2010, P 43 INT S MICR IMAP, P314
  • [6] Luan JE, 2005, ELEC COMP C, P665
  • [7] Reiff D, 2005, ELEC COMP C, P1519
  • [8] High-speed bend test method and failure prediction for drop impact reliability
    Seah, S. K. W.
    Wong, E. H.
    Mai, Y. W.
    Rajoo, R.
    Lim, C. T.
    [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1003 - +
  • [9] Song FB, 2007, ELEC COMP C, P1504
  • [10] Syed A, 2007, ELEC COMP C, P951