Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach

被引:1
作者
Wu, Lei [1 ]
Jong, Ching Chuen [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, 50 Nanyang Ave, Singapore 659798, Singapore
来源
MICROELECTRONICS JOURNAL | 2022年 / 127卷
关键词
Non-iterative divider; Mixed integer linear programming; Approximation; GRAPHICS; UNIT;
D O I
10.1016/j.mejo.2022.105508
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A wide range of applications such as image/video processing involve arithmetic division and demand high computing performance but can tolerate some degree of errors or allow small deviations from their theoretical results. This paper presents an approach for non-iterative arithmetic division circuit design, leveraging computation accuracy for high performance. The quotient is modeled as a curved surface and the surface is partitioned into many small rectangular planar stripes for linearity. Mixed integer linear programming is adopted to optimize the worst case error due to approximation in each stripe. As a result, an architecture for the division circuits consisting of simple additions and a small look-up table is achieved. The accuracy achieved in terms of the maximum absolute error percentage (MAEP) ranges from 0.44% to 0.11%. Comparing the proposed designs with the existing counterparts with similar MAEP, the area-delay product (ADP) is reduced by more than 40%. Compared to the counterpart with the closest ADP by the single stage logarithmic method, the proposed circuit has a smaller MAEP with 45% reduction. Comparing with the existing non-iterative division circuit by the curve fitting method, the proposed circuit has lowered MAEP and ADP by 21% and 27% respectively.
引用
收藏
页数:6
相关论文
共 30 条
[1]  
Alioto M, 2017, DES AUT TEST EUROPE, P127, DOI 10.23919/DATE.2017.7926970
[2]  
Appa G., 1973, Mathematical Programming, V5, P73, DOI 10.1007/BF01580112
[3]   Energy efficient logarithmic-based approximate divider for ASIC and FPGA-based Implementations [J].
Arya, Neelam ;
Soni, Teena ;
Pattanaik, Manisha ;
Sharma, G. K. .
MICROPROCESSORS AND MICROSYSTEMS, 2022, 90
[4]   READ: A fixed restoring array based accuracy-configurable approximate divider for energy efficiency [J].
Arya, Neelam ;
Soni, Teena ;
Pattanaik, Manisha ;
Sharma, G. K. .
INTEGRATION-THE VLSI JOURNAL, 2021, 76 :1-12
[5]   Bit significance based reconfigurable approximate restoring dividers and square rooters [J].
Arya, Neelam ;
Soni, Teena ;
Pattanaik, Manisha ;
Sharma, G. K. .
MICROELECTRONICS JOURNAL, 2020, 104
[6]   Approximate radix-8 Booth multiplier for low power and high speed applications [J].
Boro, Bipul ;
Reddy, K. Manikantta ;
Kumar, Y. B. Nithin ;
Vasantha, M. H. .
MICROELECTRONICS JOURNAL, 2020, 101 (101)
[7]  
Cavanagh J, 2017, COMPUTER ARITHMETIC
[8]   On the Design of Approximate Restoring Dividers for Error-Tolerant Applications [J].
Chen, Linbin ;
Han, Jie ;
Liu, Weiqiang ;
Lombardi, Fabrizio .
IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (08) :2522-2533
[9]  
DAWID H, 1992, GLOBECOM 92 : COMMUNICATION FOR GLOBAL USES, CONFERENCE RECORDS, VOLS 1-3, P484, DOI 10.1109/GLOCOM.1992.276550
[10]  
Ercegovac M.D., 1994, Division and Square Root: Digit Recurrence Algorithms and Implementations