Motion compensation hardware accelerator architecture for H.264/AVC

被引：0

作者：

Zatt, Bruno ^{[1
]}

Ferreira, Valter ^{[1
]}

Agostini, Luciano ^{[2
]}

Wagner, Flavio R. ^{[1
]}

Susin, Altamiro ^{[3
]}

Bampi, Sergio ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil

[2] Univ Fed Pelotas, Informat Dept, Pelotas, RS, Brazil

[3] Univ Fed Rio Grande do Sul, Elect Engn Dept, Porto Alegre, RS, Brazil

来源：

ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS | 2007年 / 4872卷

关键词：

video coding; H.264/AVC; MPEG-4; AVC; motion compensation; hardware acceleration;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This work presents a new hardware acceleration solution for the H.264/AVC motion compensation process. A novel architecture is proposed to precede the luminance interpolation task, which responds by the highest computational complexity in the motion compensator. The accelerator module was integrated into the VHDL description of the MIPS Plasma processor, and its validation was accomplished by simulation. A performance comparison was made between a software implementation and a hardware accelerated one. This comparison indicates a reduction of 94% in processing time. The obtained throughput is enough to reach real time when decoding H.264/AVC Baseline Profile motion compensation for luminance at Level 3.

引用

页码：24 / +

页数：2

共 50 条

[41] Motion compensation sample processing for HDTV H.264/AVC decoder
Azevedo, Arnaldo
Zatt, Bruno
Agostini, Luciano
Bampi, Sergio
NORCHIP 2005, PROCEEDINGS, 2005, : 110 - 113
[42] A High Performance Hardware Architecture for the H.264/AVC Half-Pixel Motion Estimation Refinement
Correa, Marcel M.
Schoenknecht, Mateus T.
Agostini, Luciano V.
SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 151 - 156
[43] Hardware implementation and validation of the fast variable block size motion estimation architecture for H.264/AVC
Ben Atitallah, A.
Arous, S.
Loukil, H.
Masmoudi, N.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (08) : 701 - 710
[44] Bandwidth optimized and high performance interpolation architecture in motion compensation for H.264/AVC HDTV decoder
Li, Yu
He, Yun
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 52 (02): : 111 - 126
[45] Bandwidth Optimized and High Performance Interpolation Architecture in Motion Compensation for H.264/AVC HDTV Decoder
Yu Li
Yun He
Journal of Signal Processing Systems, 2008, 52 : 111 - 126
[46] HP422-MoCHA: A H.264/AVC High Profile motion compensation architecture for HDTV
Zatt, Bruno
Susin, Altamiro
Bampi, Sergio
Agostini, Luciano
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 25 - +
[47] An Efficient Parallel Architecture for H.264/AVC Fractional Motion Estimation
Zhao, Zhuo
Liang, Ping
INTELLIGENT INTERACTIVE MULTIMEDIA SYSTEMS AND SERVICES (IIMSS 2011), 2011, 11 : 133 - 141
[48] VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC
Yi-Hau Chen
Tung-Chien Chen
Shao-Yi Chien
Yu-Wen Huang
Liang-Gee Chen
Journal of Signal Processing Systems, 2008, 53 : 335 - 347
[49] Cache Based Motion Compensation Architecture for Quad-HD H.264/AVC Video Decoder
Zhou, Jinjia
Zhou, Dajiang
He, Gang
Goto, Satoshi
IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04): : 439 - 447
[50] UMHexagonS algorithm based motion estimation architecture for H.264/AVC
Rahman, CA
Badawy, W
Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 207 - 210

← 1 2 3 4 5 →