Motion compensation hardware accelerator architecture for H.264/AVC

被引：0

作者：

Zatt, Bruno ^{[1
]}

Ferreira, Valter ^{[1
]}

Agostini, Luciano ^{[2
]}

Wagner, Flavio R. ^{[1
]}

Susin, Altamiro ^{[3
]}

Bampi, Sergio ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil

[2] Univ Fed Pelotas, Informat Dept, Pelotas, RS, Brazil

[3] Univ Fed Rio Grande do Sul, Elect Engn Dept, Porto Alegre, RS, Brazil

来源：

ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS | 2007年 / 4872卷

关键词：

video coding; H.264/AVC; MPEG-4; AVC; motion compensation; hardware acceleration;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This work presents a new hardware acceleration solution for the H.264/AVC motion compensation process. A novel architecture is proposed to precede the luminance interpolation task, which responds by the highest computational complexity in the motion compensator. The accelerator module was integrated into the VHDL description of the MIPS Plasma processor, and its validation was accomplished by simulation. A performance comparison was made between a software implementation and a hardware accelerated one. This comparison indicates a reduction of 94% in processing time. The obtained throughput is enough to reach real time when decoding H.264/AVC Baseline Profile motion compensation for luminance at Level 3.

引用

页码：24 / +

页数：2

共 50 条

[31] AN INTERACTIVE VIDEO STREAMING ARCHITECTURE FOR H.264/AVC COMPLIANT PLAYERS
Boemcke, Etienne
De Vleeschouwer, Christophe
ICME: 2009 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-3, 2009, : 1554 - 1555
[32] Fractional full-search motion estimation VLSI architecture for H.264/AVC
Ou, Chien-Min
Roan, Huang-Chun
Hwang, Wen-Jyi
ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS, 2006, 4319 : 861 - +
[33] On using hierarchical motion history for motion estimation in H.264/AVC
Liang, YF
Ahmad, I
Luo, JC
Sun, Y
Swaminathan, V
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2005, 15 (12) : 1594 - 1603
[34] A GLOBAL MODEL OF AVC/H.264 VIDEO ENCODERS
Grajek, Tomasz
Domanski, Marek
PCS: 2009 PICTURE CODING SYMPOSIUM, 2009, : 401 - 404
[35] An efficient pipeline architecture for deblocking filter in H.264/AVC
Chen, Chung-Ming
Chen, Chung-Ho
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2007, E90D (01): : 99 - 107
[36] Configurable VLSI architecture for deblocking filter in H.264/AVC
Chen, Chung-Ming
Chen, Chung-Ho
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1072 - 1082
[37] Algorithm and architecture design of cache system for Motion Estimation in High Definition H.264/AVC
Chen, Wei-Yin
Ding, Li-Fu
Tsung, Pei-Kuei
Chen, Liang-Gee
2008 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-12, 2008, : 2193 - 2196
[38] Intra Prediction for the Hardware H.264/AVC High Profile Encoder
Mikołaj Roszkowski
Grzegorz Pastuszak
Journal of Signal Processing Systems, 2014, 76 : 11 - 17
[39] An efficient VLSI architecture for edge filtering in H.264/AVC
Chen, CM
Chen, CH
PROCEEDINGS OF THE THIRD IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2005, : 118 - 122
[40] Intra Prediction for the Hardware H.264/AVC High Profile Encoder
Roszkowski, Mikolaj
Pastuszak, Grzegorz
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 76 (01): : 11 - 17

← 1 2 3 4 5 →