Motion compensation hardware accelerator architecture for H.264/AVC

被引：0

作者：

Zatt, Bruno ^{[1
]}

Ferreira, Valter ^{[1
]}

Agostini, Luciano ^{[2
]}

Wagner, Flavio R. ^{[1
]}

Susin, Altamiro ^{[3
]}

Bampi, Sergio ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil

[2] Univ Fed Pelotas, Informat Dept, Pelotas, RS, Brazil

[3] Univ Fed Rio Grande do Sul, Elect Engn Dept, Porto Alegre, RS, Brazil

来源：

ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS | 2007年 / 4872卷

关键词：

video coding; H.264/AVC; MPEG-4; AVC; motion compensation; hardware acceleration;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This work presents a new hardware acceleration solution for the H.264/AVC motion compensation process. A novel architecture is proposed to precede the luminance interpolation task, which responds by the highest computational complexity in the motion compensator. The accelerator module was integrated into the VHDL description of the MIPS Plasma processor, and its validation was accomplished by simulation. A performance comparison was made between a software implementation and a hardware accelerated one. This comparison indicates a reduction of 94% in processing time. The obtained throughput is enough to reach real time when decoding H.264/AVC Baseline Profile motion compensation for luminance at Level 3.

引用

页码：24 / +

页数：2

共 50 条

[21] Efficient hardware implementation for H.264/AVC motion estimation
Bojnordi, Mahdi Nazm
Semsarzadeh, Mehdi
Hashemi, Mahmoud Reza
Fatemi, Omid
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1749 - +
[22] Drift reduction for a H.264/AVC fine grain scalability with motion compensation architecture
Ascenso, J
Pereira, F
ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2259 - 2262
[23] Memory cache based motion compensation architecture for HDTV H.264/AVC decoder
Li, Yu
Qu, Yanmei
He, Yun
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2906 - 2909
[24] High Throughput Architecture for H.264/AVC Motion Compensation Sample Interpolator for HDTV
Zatt, Bruno
Susin, Altamiro
Bampi, Sergio
Agostini, Luciano
SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 228 - 232
[25] A new motion compensation design for H.264/AVC decoder
Wang, SZ
Lin, TA
Liu, NM
Lee, CY
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4558 - 4561
[26] Complexity modeling for motion compensation in H.264/AVC decoder
Lee, Szu-Wei
Kuo, C. -C. Jay
2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 2565 - +
[27] Variable block size motion estimation algorithm and its hardware architecture for H.264/AVC
Lee, JH
Lee, NS
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 741 - 744
[28] Motion compensation decoder architecture fo H.264/AVC main profile targeting HDTV
Azevedo, Arnaldo
Zatt, Bruno
Agostini, Luciano
Bampi, Sergio
IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 52 - +
[29] Hardware architecture design for H.264/AVC intra frame coder
Huang, YW
Hsieh, BY
Chen, TC
Chen, LG
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 269 - 272
[30] An efficient architecture for hardware implementation of H.264/AVC deblocking filtering
Tobajas, Felix
Callico, Gustavo
Perez, Pedro A.
De Armas, Valentin
Sarmiento, Roberto
2008 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2008, : 418 - 419

← 1 2 3 4 5 →