Motion compensation hardware accelerator architecture for H.264/AVC

被引：0

作者：

Zatt, Bruno ^{[1
]}

Ferreira, Valter ^{[1
]}

Agostini, Luciano ^{[2
]}

Wagner, Flavio R. ^{[1
]}

Susin, Altamiro ^{[3
]}

Bampi, Sergio ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil

[2] Univ Fed Pelotas, Informat Dept, Pelotas, RS, Brazil

[3] Univ Fed Rio Grande do Sul, Elect Engn Dept, Porto Alegre, RS, Brazil

来源：

ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS | 2007年 / 4872卷

关键词：

video coding; H.264/AVC; MPEG-4; AVC; motion compensation; hardware acceleration;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This work presents a new hardware acceleration solution for the H.264/AVC motion compensation process. A novel architecture is proposed to precede the luminance interpolation task, which responds by the highest computational complexity in the motion compensator. The accelerator module was integrated into the VHDL description of the MIPS Plasma processor, and its validation was accomplished by simulation. A performance comparison was made between a software implementation and a hardware accelerated one. This comparison indicates a reduction of 94% in processing time. The obtained throughput is enough to reach real time when decoding H.264/AVC Baseline Profile motion compensation for luminance at Level 3.

引用

页码：24 / +

页数：2

共 50 条

[1] Hardware Implementation of Adaptive Motion Estimation and Compensation for H.264/AVC
Pastuszak, Grzegorz
Jakubowski, Mariusz
2012 PICTURE CODING SYMPOSIUM (PCS), 2012, : 369 - 372
[2] A High Efficient Memory Architecture for H.264/AVC Motion Compensation
Li, Chunshu
Huang, Kai
Yan, Xiaolang
Feng, Jiong
Ma, De
Ge, Haitong
21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
[3] High Throughput Architecture for H.264/AVC Motion Compensation Sample Interpolator for HDTV
Zatt, Bruno
Susin, Altamiro
Bampi, Sergio
Agostini, Luciano
SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 228 - 232
[4] Cache Optimization for H.264/AVC Motion Compensation
Yoon, Sangyong
Chae, Soo-Ik
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (12): : 2902 - 2905
[5] A multiframe motion estimation architecture for H.264/AVC
Cho, Chuan-Yu
Chang, Sheng-Kai
Wang, Jia-Shung
2006 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP 2006, PROCEEDINGS, 2006, : 1357 - +
[6] Efficient motion compensation architecture with rate-distortion optimization for H.264/AVC
Song, Tian
Shimamoto, Takashi
SIGMAP 2007: PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2007, : 159 - +
[7] Bandwidth optimized and high performance interpolation architecture in motion compensation for H.264/AVC HDTV decoder
Li, Yu
He, Yun
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 52 (02): : 111 - 126
[8] Complexity modeling for motion compensation in H.264/AVC decoder
Lee, Szu-Wei
Kuo, C. -C. Jay
2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 2565 - +
[9] Bandwidth Optimized and High Performance Interpolation Architecture in Motion Compensation for H.264/AVC HDTV Decoder
Yu Li
Yun He
Journal of Signal Processing Systems, 2008, 52 : 111 - 126
[10] Novel data storage for H.264 motion compensation: system architecture and hardware implementation
Matei, Elena
van Praet, Christophe
Bauwelinck, Johan
Cautereels, Paul
de Lumley, Edith G.
EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2011,

← 1 2 3 4 5 →