Motion compensation hardware accelerator architecture for H.264/AVC

被引：0

作者：

Zatt, Bruno ^{[1
]}

Ferreira, Valter ^{[1
]}

Agostini, Luciano ^{[2
]}

Wagner, Flavio R. ^{[1
]}

Susin, Altamiro ^{[3
]}

Bampi, Sergio ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil

[2] Univ Fed Pelotas, Informat Dept, Pelotas, RS, Brazil

[3] Univ Fed Rio Grande do Sul, Elect Engn Dept, Porto Alegre, RS, Brazil

来源：

ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS | 2007年 / 4872卷

关键词：

video coding; H.264/AVC; MPEG-4; AVC; motion compensation; hardware acceleration;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This work presents a new hardware acceleration solution for the H.264/AVC motion compensation process. A novel architecture is proposed to precede the luminance interpolation task, which responds by the highest computational complexity in the motion compensator. The accelerator module was integrated into the VHDL description of the MIPS Plasma processor, and its validation was accomplished by simulation. A performance comparison was made between a software implementation and a hardware accelerated one. This comparison indicates a reduction of 94% in processing time. The obtained throughput is enough to reach real time when decoding H.264/AVC Baseline Profile motion compensation for luminance at Level 3.

引用

页码：24 / +

页数：2

共 50 条

[1] A hardware accelerator for H.264/AVC motion compensation
Tseng, HC
Chang, CR
Lin, YL
2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 214 - 219
[2] A pipelined hardware architecture for motion estimation of H.264/AVC
Lee, SJ
Kim, CG
Kim, SD
ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 79 - 89
[3] A VLSI architecture for motion compensation interpolation in H.264/AVC
Song, Y
Liu, ZY
Goto, S
Ikenaga, T
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 262 - 265
[4] Hardware Implementation of Adaptive Motion Estimation and Compensation for H.264/AVC
Pastuszak, Grzegorz
Jakubowski, Mariusz
2012 PICTURE CODING SYMPOSIUM (PCS), 2012, : 369 - 372
[5] Efficient hardware architecture for motion estimation based on AVC/H.264
Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin 150001, China
Gaojishu Tongxin, 2006, 10 (1001-1005):
[6] Efficient interpolation architecture design for motion compensation in H.264/AVC
Dai, Yu
Li, Dong-Xiao
Zheng, Wei
Luo, Kai
Zhang, Ming
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2009, 43 (02): : 255 - 260
[7] A High Efficient Memory Architecture for H.264/AVC Motion Compensation
Li, Chunshu
Huang, Kai
Yan, Xiaolang
Feng, Jiong
Ma, De
Ge, Haitong
21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
[8] Hardware architecture for fast motion estimation in H.264/AVC video coding
Byeon, Myung-Suk
Shin, Yil-Mi
Cho, Yong-Beom
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (06) : 1744 - 1745
[9] Cache organizations for H.264/AVC motion compensation
Kim, Ju-Hyun
Hyun, Gyoung-Hwan
Lee, Hyuk-Jae
13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2007, : 534 - +
[10] Cache Optimization for H.264/AVC Motion Compensation
Yoon, Sangyong
Chae, Soo-Ik
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (12): : 2902 - 2905

← 1 2 3 4 5 →