Effects of interface trap charges on the electrical characteristics of back-gated 2D Negative Capacitance FET

被引：0
|
作者：
Jiang, Chunsheng [1 ,2 ]
Zhong, Le [1 ,2 ]
Xie, Lei [1 ,2 ]
机构：
[1] China Acad Engn Phys, Microsyst & Terahertz Res Ctr, Chengdu 610200, Peoples R China
[2] China Acad Engn Phys, Inst Elect Engn, Mianyang 621999, Sichuan, Peoples R China
来源：
2019 IEEE 19TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO 2019) | 2019年
关键词：
2D Negative Capacitance FET; ferroelectric gate dielectric; analytical model; interface trap charges; low power applications; FIELD-EFFECT TRANSISTORS; MOS2; TRANSISTORS; MODEL;
D O I：
10.1109/nano46743.2019.8993936
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work, a fully analytical compact drain current model of back-gated two-dimensional (2D) negative capacitance (NC) FET including interface trap charges has been developed by solving Poisson's, drift-diffusion and 1-D Landau-Khalatnikov equations, and it is validated against the experimental data. In addition, the impact of interface trap charges on the electrical characteristics of the backgated 2D NC-FET is investigated systematically based on the model. It is found that the subtresdhold swing (SS) and on-off current ration (I-on/I-off.) are seriously degraded because of the presence of interface traps at 2D channel/oxide interface and 2D NC-FET with a big t(f) is more immune to the degradation induced by the interface traps.
引用
收藏
页码：163 / 166
页数：4
相关论文
共 14 条
  • [1] Impact of Interface Trap Charges on the Electrical Characteristics of Back-Gated 2D Negative Capacitance (NC) FET
    Jiang, Chunsheng
    Zhong, Le
    Xie, Lei
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 1204 - 1207
  • [2] Compact modeling of short-channel effects in back-gated 2D negative capacitance (NC) FETs
    Jiang, Chunsheng
    Lu, Qing
    Pan, Liyang
    Li, Quanfu
    Peng, Huiling
    Zhang, Zhigang
    Song, Shuxiang
    Xu, Jun
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2024, 57 (42)
  • [3] Effects of parasitic capacitance on both static and dynamic electrical characteristics of back-gated two-dimensional semiconductor negative-capacitance field-effect transistors
    Jiang, Chunsheng
    Liang, Renrong
    Zhong, Le
    Xie, Lei
    Cheng, Weijun
    Xu, Jun
    APPLIED PHYSICS EXPRESS, 2018, 11 (12)
  • [4] Environmental Effects on the Electrical Characteristics of Back-Gated WSe2 Field-Effect Transistors
    Urban, Francesca
    Martucciello, Nadia
    Peters, Lisanne
    McEvoy, Niall
    Di Bartolomeo, Antonio
    NANOMATERIALS, 2018, 8 (11)
  • [5] Impact of interface trap charges on analog/RF and linearity performances of PGP negative capacitance FET
    Chaudhary, Shalini
    Dewan, Basudha
    Singh, Devenderpal
    Sahu, Chitrakant
    Yadav, Menka
    MICROELECTRONICS RELIABILITY, 2023, 143
  • [6] A Closed Form Analytical Model of Back-Gated 2-D Semiconductor Negative Capacitance Field Effect Transistors
    Jiang, Chunsheng
    Si, Mengwei
    Liang, Renrong
    Xu, Jun
    Ye, Peide D.
    Alam, Muhammad Ashraful
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 189 - 194
  • [7] Observation of trap-related phenomena in electrical performance of back-gated MoS2field-effect transistors
    Mao, Yichen
    Chang, Ailing
    Xu, Pengpeng
    Yu, Chunyu
    Huang, Wei
    Chen, Songyan
    Wu, Zhengyun
    Li, Cheng
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (09)
  • [8] Demonstration of 2e12 cm-2 eV-1 2D-oxide interface trap density on back-gated MoS2 flake devices with 2.5 nm EOT
    Gaur, A.
    Balaji, Y.
    Lin, D.
    Adelmann, C.
    Van Houdt, J.
    Heyns, M.
    Mocuta, D.
    Radu, I.
    MICROELECTRONIC ENGINEERING, 2017, 178 : 145 - 149
  • [9] Gaps in the Y-Function Method for Contact Resistance Extraction in 2D Few-Layer Transition Metal Dichalcogenide Back-Gated FETs
    Hemanjaneyulu, Kuruva
    Kumar, Jeevesh
    Shrivastava, Mayank
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (04) : 635 - 638
  • [10] Design Space Exploration Considering Back-Gate Biasing Effects for 2D Negative-Capacitance Field-Effect Transistors
    You, Wei-Xiang
    Su, Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (08) : 3476 - 3481
12