Systematic evaluation of fault trees using real-time model checker UPPAAL

被引:7
作者
Cha, S
Son, H
Yoo, J
Jee, E
Seong, PH
机构
[1] Korea Adv Inst Sci & Technol, Div Comp Sci, EECS Dept, Taejon 305701, South Korea
[2] Korea Adv Inst Sci & Technol, Adv Informat Technol Res Ctr, Taejon 305701, South Korea
[3] Korea Atom Energy Res Inst, MMIS Team, Taejon 305353, South Korea
[4] Korea Adv Inst Sci & Technol, Dept Nucl & Quantum Engn, Taejon 305701, South Korea
关键词
software engineering; formal methods; fault tree analysis; model checking;
D O I
10.1016/S0951-8320(03)00059-0
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Fault tree analysis, the most widely used safety analysis technique in industry, is often applied manually. Although techniques such as cutset analysis or probabilistic analysis can be applied on the fault tree to derive further insights, they are inadequate in locating flaws when failure modes in fault tree nodes are incorrectly identified or when causal relationships among failure modes are inaccurately specified. In this paper, we demonstrate that model checking technique is a powerful tool that can formally validate the accuracy of fault trees. We used a real-time model checker UPPAAL because the system we used as the case study, nuclear power emergency shutdown software named Wolsong SDS2. has real-time requirements. By translating functional requirements written in SCR-style tabular notation into timed automata, two types of properties were verified: (1) if failure mode described in a fault tree node is consistent with the system's behavioral model; and (2) whether or not a fault tree node has been accurately decomposed. A group of domain engineers with detailed technical knowledge of Wolsong SDS2 and safety analysis techniques developed fault tree used in the case study. However, model checking technique detected subtle ambiguities present in the fault tree. (C) 2003 Elsevier Ltd. All rights reserved.
引用
收藏
页码:11 / 20
页数:10
相关论文
共 16 条
  • [1] A THEORY OF TIMED AUTOMATA
    ALUR, R
    DILL, DL
    [J]. THEORETICAL COMPUTER SCIENCE, 1994, 126 (02) : 183 - 235
  • [2] The use of not logic in fault tree analysis
    Andrews, JD
    [J]. QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2001, 17 (03) : 143 - 150
  • [3] THE TEMPORAL LOGIC OF BRANCHING TIME
    BENARI, M
    PNUELI, A
    MANNA, Z
    [J]. ACTA INFORMATICA, 1983, 20 (03) : 207 - 226
  • [4] BENGTSSON J, 1995, P 4 DIMACS WORKSH VE
  • [5] Clarke EM, 1999, MODEL CHECKING, P1
  • [6] HOLZMAN GJ, 1997, IEEE T SOFTWARE ENG, V23
  • [7] Automatic fault tree synthesis and real-time tree trimming, based on computer models
    Kocza, G
    Bossche, A
    [J]. ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM - 1997 PROCEEDINGS: THE INTERNATIONAL SYMPOSIUM ON PRODUCT QUALITY & INTEGRITY, 1997, : 71 - 75
  • [8] Leveson N., 1995, SAFEWARE SYSTEM SAFE
  • [9] MCMILLAN KL, 1993, SYMBOLIC MODEL CHECK
  • [10] MOSS TJ, 1978, M NUCL POW REACT SAF