Grid Impedance Characterization To Provide a Robust Phase-Locked Loop Design for PV Systems

被引:0
|
作者
Jafarian, Mohammad [1 ]
Ali, Ramy [1 ]
Rigoni, Valentin [1 ]
O'Donnell, Terence [1 ]
Keane, Andrew [1 ]
机构
[1] Univ Coll Dublin, Sch Elect & Elect Engn, Dublin 4, Ireland
来源
2021 IEEE PES INNOVATIVE SMART GRID TECHNOLOGY EUROPE (ISGT EUROPE 2021) | 2021年
基金
爱尔兰科学基金会;
关键词
dynamic stability; low voltage distribution networks; maximum likelihood estimation; phase-locked loop; rooftop solar photovoltaic systems; stochastic modeling; POWER CONVERTERS; ADMITTANCE; STABILITY;
D O I
10.1109/ISGTEUROPE52324.2021.9640065
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The operation of rooftop photovoltaic (PV) systems can be challenged by the electric characteristics of the low voltage (LV) feeders. On this subject, high-impedance LV feeders can result in PVs facing the loss of synchronization due to instability in the phase-locked loop (PLL) unit of their inverter, mainly because PLLs are commonly designed to operate under nominal grid conditions and their performance can be highly affected when the loading of the feeder deviates from the nominal one. One way to avoid such a problem is by characterizing the network impedance at the PV connection point, and use this characterization to provide a robust PLL design. This paper presents a methodology to construct a stochastic representation of the network impedance seen at the PV point of connection. To do so, the distribution of the grid resistance and inductance, under various operational scenarios, is extracted using a Monte Carlo simulation framework and then modeled via a Gaussian distribution. This distribution is employed to obtain an ellipse that embraces the values of the aforementioned resistance and inductance. This ellipse determines the range of the variations of the network impedance to be regarded in the robust design of the PLL.
引用
收藏
页码:575 / 580
页数:6
相关论文
共 50 条
  • [41] Automatic variable K module design of digital phase-locked loop
    Sun, Yanpeng
    Yang, Xiayu
    INFORMATION TECHNOLOGY APPLICATIONS IN INDUSTRY, PTS 1-4, 2013, 263-266 : 20 - 24
  • [42] Optimal Design of Active Power Filter Phase-Locked Loop Circuit
    Guo, Xifeng
    Wang, Dazhi
    Liu, Zhen
    Wang, Xuming
    2012 ASIA-PACIFIC POWER AND ENERGY ENGINEERING CONFERENCE (APPEEC), 2012,
  • [43] A Unified Impedance Model of Voltage-Source Converters with Phase-Locked Loop Effect
    Wang, Xiongfei
    Harnefors, Lennart
    Blaabjerg, Frede
    Leh, Poh Chiang
    2016 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2016,
  • [44] Software Phase Locked Loop for Single Phase Grid Tied Systems
    Qin, Jian
    Li, Jing
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN MECHANICAL ENGINEERING AND INDUSTRIAL INFORMATICS (AMEII 2016), 2016, 73 : 482 - 485
  • [45] Adaptive Tuning of Phase-Locked Loop Parameters for Grid-Connected Inverters in Weak Grid Cases
    Ling, Zihan
    Xu, Jinming
    Wu, Yuchen
    Hu, Yuan
    Xie, Shaojun
    PROCEEDINGS OF THE 2021 IEEE 16TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2021), 2021, : 821 - 826
  • [46] A Phase-Locked Loop Based Technique for Accurate Estimation of Grid Voltage Fundamental Parameters
    Kamruzzaman, S. M.
    Sarker, Ausmita
    Ghosh, Rahul
    Reza, Md. Shamim
    2016 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2016, : 385 - 388
  • [47] Impedance Influence Analysis of Phase-Locked Loops on Three-Phase Grid-Connected Inverters
    Wang, Yuncheng
    Chen, Xin
    Zhang, Yang
    Chen, Jie
    Gong, Chunying
    2018 INTERNATIONAL POWER ELECTRONICS CONFERENCE (IPEC-NIIGATA 2018 -ECCE ASIA), 2018, : 1177 - 1182
  • [48] Vehicular speed response phase-locked loop
    Hamamura, M
    Tachikawa, S
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1998, 81 (11): : 45 - 55
  • [49] Low-power design-for-test implementation on phase-locked loop design
    Yadlapati, Avinash
    Kakarla, Hari Kishore
    MEASUREMENT & CONTROL, 2019, 52 (7-8) : 995 - 1001
  • [50] A Method of Phase-locked loop Performance Testing
    Zhang, Ping
    Zhang, Jianmin
    Song, Yanmin
    Xing, Zuocheng
    Deng, Qinxue
    PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 4885 - +