Grid Impedance Characterization To Provide a Robust Phase-Locked Loop Design for PV Systems

被引:0
|
作者
Jafarian, Mohammad [1 ]
Ali, Ramy [1 ]
Rigoni, Valentin [1 ]
O'Donnell, Terence [1 ]
Keane, Andrew [1 ]
机构
[1] Univ Coll Dublin, Sch Elect & Elect Engn, Dublin 4, Ireland
来源
2021 IEEE PES INNOVATIVE SMART GRID TECHNOLOGY EUROPE (ISGT EUROPE 2021) | 2021年
基金
爱尔兰科学基金会;
关键词
dynamic stability; low voltage distribution networks; maximum likelihood estimation; phase-locked loop; rooftop solar photovoltaic systems; stochastic modeling; POWER CONVERTERS; ADMITTANCE; STABILITY;
D O I
10.1109/ISGTEUROPE52324.2021.9640065
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The operation of rooftop photovoltaic (PV) systems can be challenged by the electric characteristics of the low voltage (LV) feeders. On this subject, high-impedance LV feeders can result in PVs facing the loss of synchronization due to instability in the phase-locked loop (PLL) unit of their inverter, mainly because PLLs are commonly designed to operate under nominal grid conditions and their performance can be highly affected when the loading of the feeder deviates from the nominal one. One way to avoid such a problem is by characterizing the network impedance at the PV connection point, and use this characterization to provide a robust PLL design. This paper presents a methodology to construct a stochastic representation of the network impedance seen at the PV point of connection. To do so, the distribution of the grid resistance and inductance, under various operational scenarios, is extracted using a Monte Carlo simulation framework and then modeled via a Gaussian distribution. This distribution is employed to obtain an ellipse that embraces the values of the aforementioned resistance and inductance. This ellipse determines the range of the variations of the network impedance to be regarded in the robust design of the PLL.
引用
收藏
页码:575 / 580
页数:6
相关论文
共 50 条
  • [21] Improved Phase-Locked Loop under Heavily Distorted Grid Condition
    Zheng, Liran
    Geng, Hua
    Yang, Geng
    IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2015, : 4778 - 4783
  • [22] A Design Method of Phase-Locked Loop for Grid-Connected Converters Considering the Influence of Current Loops in Weak Grid
    Li, Xing
    Lin, Hua
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2020, 8 (03) : 2420 - 2429
  • [23] Chip Design of Phase-Locked Loop for ISM Band Applications
    Huang, Jhin-Fang
    Li, Po-Ching
    Wen, Jiun-Yu
    Liu, Ron-Yi
    2009 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS AND SIGNAL PROCESSING (WCSP 2009), 2009, : 891 - +
  • [24] Improved Robust Phase Locked Loop for Utility Grid Applications
    Benhabib, Mohamed C.
    Wang, Fei
    Duarte, Jorge L.
    EPE: 2009 13TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-9, 2009, : 2777 - 2784
  • [25] An Efficient Phase-Locked Loop for Distorted Three-Phase Systems
    Cao, Yijia
    Yu, Jiaqi
    Xu, Yong
    Li, Yong
    Yu, Jingrong
    ENERGIES, 2017, 10 (03):
  • [26] Influence of the Phase-Locked Loop on the Design of Microgrids Formed by Diesel Generators and Grid-Forming Converters
    Moran-Rio, Diana Patricia
    Roldan-Perez, Javier
    Prodanovic, Milan
    Garcia-Cerrada, Aurelio
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (05) : 5122 - 5137
  • [27] Design and implementation of a CMOS charge pump phase-locked loop
    Zhang Yapeng
    Ye Tianxiang
    Qu Zhijuan
    PROCEEDINGS OF 2018 IEEE 4TH INFORMATION TECHNOLOGY AND MECHATRONICS ENGINEERING CONFERENCE (ITOEC 2018), 2018, : 635 - 640
  • [28] Feedforward adaptive phase-locked loop for process control systems
    Wanchana, S
    Benjanarasuth, T
    Komine, N
    Ngamwiwit, J
    SICE 2002: PROCEEDINGS OF THE 41ST SICE ANNUAL CONFERENCE, VOLS 1-5, 2002, : 3087 - 3090
  • [29] A Novel Three-Phase Software Phase-Locked Loop Based on Frequency-Locked Loop and Initial Phase Angle Detection Phase-Locked Loop
    Wang, Liang
    Jiang, Qirong
    Hong, Lucheng
    38TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2012), 2012, : 150 - 155
  • [30] FPGA design of a Robust Phase Locked Loop Algorithm for a Three Phase PWM Grid Connected Converter
    Bejaoui, Mouna
    Slama-Belkhodja, Ilhem
    Monmasson, Eric
    Marinescu, Bogdan
    Charaabi, Lotfi
    EPE: 2009 13TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-9, 2009, : 1764 - +