Grid Impedance Characterization To Provide a Robust Phase-Locked Loop Design for PV Systems

被引:0
|
作者
Jafarian, Mohammad [1 ]
Ali, Ramy [1 ]
Rigoni, Valentin [1 ]
O'Donnell, Terence [1 ]
Keane, Andrew [1 ]
机构
[1] Univ Coll Dublin, Sch Elect & Elect Engn, Dublin 4, Ireland
来源
2021 IEEE PES INNOVATIVE SMART GRID TECHNOLOGY EUROPE (ISGT EUROPE 2021) | 2021年
基金
爱尔兰科学基金会;
关键词
dynamic stability; low voltage distribution networks; maximum likelihood estimation; phase-locked loop; rooftop solar photovoltaic systems; stochastic modeling; POWER CONVERTERS; ADMITTANCE; STABILITY;
D O I
10.1109/ISGTEUROPE52324.2021.9640065
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The operation of rooftop photovoltaic (PV) systems can be challenged by the electric characteristics of the low voltage (LV) feeders. On this subject, high-impedance LV feeders can result in PVs facing the loss of synchronization due to instability in the phase-locked loop (PLL) unit of their inverter, mainly because PLLs are commonly designed to operate under nominal grid conditions and their performance can be highly affected when the loading of the feeder deviates from the nominal one. One way to avoid such a problem is by characterizing the network impedance at the PV connection point, and use this characterization to provide a robust PLL design. This paper presents a methodology to construct a stochastic representation of the network impedance seen at the PV point of connection. To do so, the distribution of the grid resistance and inductance, under various operational scenarios, is extracted using a Monte Carlo simulation framework and then modeled via a Gaussian distribution. This distribution is employed to obtain an ellipse that embraces the values of the aforementioned resistance and inductance. This ellipse determines the range of the variations of the network impedance to be regarded in the robust design of the PLL.
引用
收藏
页码:575 / 580
页数:6
相关论文
共 50 条
  • [1] Grid connected photovoltaic (PV) inverter with robust phase-locked loop (PLL)
    Ostrem, T.
    Sulkowski, W.
    Norum, L. E.
    Wang, C.
    2006 IEEE/PES TRANSMISSION & DISTRIBUTION CONFERENCE & EXPOSITION: LATIN AMERICA, VOLS 1-3, 2006, : 1049 - +
  • [2] Robust Stability of Grid-Connected Voltage Source Converter With Phase-Locked Loop
    Lu, Yiyuan
    Du, Zhengchun
    Li, Yujun
    IEEE TRANSACTIONS ON POWER SYSTEMS, 2023, 38 (04) : 3981 - 3984
  • [3] Phase modulation of a loop phase-locked grid oscillator array
    Wang, WZ
    Pearson, LW
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2001, 11 (11) : 441 - 443
  • [4] Phase-Locked Loop Based on an Observer for Grid Synchronization
    Park, Yongsoon
    Sul, Seung-Ki
    Kim, Woo-Chull
    Lee, Hyun-Young
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2014, 50 (02) : 1256 - 1265
  • [5] Linear Phase-Locked Loop
    Miskovic, Vlatko
    Blasko, Vladimir
    Jahns, Thomas M.
    Lorenz, Robert D.
    Jorgensen, Per M.
    2018 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2018, : 5677 - 5683
  • [6] Small-Signal Analysis of Photovoltaic Inverter With Impedance-Compensated Phase-Locked Loop in Weak Grid
    Berg, Matias
    Aapro, Aapo
    Luhtala, Roni
    Messo, Tuomas
    IEEE TRANSACTIONS ON ENERGY CONVERSION, 2020, 35 (01) : 347 - 355
  • [7] A Phase-Locked Loop Design Method Based on Impedance Remodeling of Grid-Connected Inverter under High Permeability
    Yang M.
    Yang Z.
    Li Y.
    Zhao Y.
    Zhu J.
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2024, 39 (02): : 554 - 566
  • [8] Impact of Reactive Current and Phase-Locked Loop on Converters in Grid Faults
    Zhang, Ziqian
    Schuerhuber, Robert
    ENERGIES, 2023, 16 (07)
  • [9] Adaptive Impedance-Conditioned Phase-Locked Loop for the VSC Converter Connected to Weak Grid
    Hamood, Mostafa A.
    Marjanovic, Ognjen
    Carrasco, Joaquin
    ENERGIES, 2021, 14 (19)
  • [10] A design method for digital phase-locked loop
    Ru Jiyuan
    Liu Yujia
    Xue Wei
    PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475