Wireless Sensor Network Specific Low Power FIR Filter Design and Implementation on FPGA

被引:0
|
作者
Bhat, Deepshikha [1 ]
Kaur, Amanpreet [1 ]
Singh, Sunny [1 ]
机构
[1] Chitkara Univ, Dept Elect & Commun, Chandigarh, India
关键词
High Performance; Portable; Energy Efficient; LVCMOS; IO Standards; FPGA;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we design energy efficient Finite Impulse Response (FIR) filter, which is widely used in wireless sensor networks as a signal pre-processing step because sensor nodes require a long working periods. Finite impulse response (FIR) filter is a type of digital filters. Response to a unit impulse is finite in FIR filter. FIR filter avoids the limitation of old parallel algorithm which take huge amount of hardware resources and its output as a weighted sum of its present and past input value. In this paper, wireless sensor network frequencies are used and obtain a maximum power reduction. It has been observed that the maximum total power reduction occurs in the case of wireless sensor network for scale down of frequency from 2.4 GHz to 16MHz. When it is operating with LVCMOS33, the maximum reduction is 1.252W. So, it is preferable to operate the circuit at the wireless frequency of 16MHz with respect to other wireless frequencies to make it more energy efficient.
引用
收藏
页码:1534 / 1536
页数:3
相关论文
共 50 条
  • [31] Design of FIR Filter Based on FPGA
    Liu, Cai-hong
    Tian, Shuang-liang
    Liu, Zi-long
    2018 INTERNATIONAL CONFERENCE ON SENSORS, SIGNAL AND IMAGE PROCESSING (SSIP 2018), 2018, : 46 - 50
  • [32] Design of Kalman Filter for Wireless Sensor Network
    Singh, Rashmi
    Mehra, Rajesh
    Sharma, Lalita
    2016 International Conference on Internet of Things and Applications (IOTA), 2016, : 63 - 67
  • [33] Design and Performance Analysis of High Throughput and Low Power RNS-Based FIR Filter Design on FPGA
    Kumar, B. N. Mohan
    Rangaraju, H. G.
    INTERNATIONAL JOURNAL OF E-COLLABORATION, 2022, 18 (01)
  • [34] Real-Time FPGA Implementation of FIR Filter Using OpenCL Design
    Iman Firmansyah
    Yoshiki Yamaguchi
    Journal of Signal Processing Systems, 2022, 94 : 117 - 129
  • [35] Design and Implementation of FIR Lattice Filter using Floating Point Arithmetic In FPGA
    Bharade, Prasad
    Joshi, Yashwant
    Manthalkar, Ratuchandra
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 598 - 603
  • [36] Design and implementation of DA-Based Reconfigurable FIR Digital Filter on FPGA
    Bhagyalakshmi, N.
    Rekha, K. R.
    Nataraj, K. R.
    2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT), 2015, : 214 - 217
  • [37] The Design of FIR Filter Base on Improved DA Algorithm and its FPGA Implementation
    Xiao, Shunwen
    Chen, Yajun
    Luo, Peng
    2010 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND AUTOMATION ENGINEERING (ICCAE 2010), VOL 2, 2010, : 589 - 591
  • [38] Design and FPGA Implementation of Sequential Digital FIR Filter using Microprogrammed Controller
    Qasim, Syed Manzoor
    BenSaleh, Mohammed S.
    Bahaidarah, Mazen
    AlObaisi, Hesham
    AlSharif, Tariq
    AlZahrani, Mosab
    AlOnazi, Hani
    IV INTERNATIONAL CONGRESS ON ULTRA MODERN TELECOMMUNICATIONS AND CONTROL SYSTEMS 2012 (ICUMT), 2012, : 1002 - 1005
  • [39] Real-Time FPGA Implementation of FIR Filter Using OpenCL Design
    Firmansyah, Iman
    Yamaguchi, Yoshiki
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2022, 94 (01): : 117 - 129
  • [40] Design and Implementation of A Wireless Sensor Network Node
    Zhang, Yunzhou
    Xue, Dingyu
    Wu, Chengdong
    Chu, Hao
    2008 4TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-31, 2008, : 3777 - 3780