New Cascaded Multilevel Inverter Configuration with Reduced Number of Components

被引:0
作者
Hosseinzadeh, Mohammad Ali [1 ]
Sarbanzadeh, Maryam [1 ]
Babaei, Ebrahim [2 ]
Rivera, Marco [1 ]
Rothen, Jaime [3 ]
机构
[1] Univ Talca, Fac Engn, Talca, Chile
[2] Univ Tabriz, Fac Elect & Comp Engn, Tabriz, Iran
[3] Univ Bio Bio, Fac Engn, Concepcion, Chile
来源
45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019) | 2019年
关键词
Multilevel module (MLM); symmetric and asymmetric cascade multilevel inverter; basic unit; TOPOLOGY; CONVERTERS;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper proposes a new multilevel module for the cascaded multilevel inverter configurations. The proposed basic module consists of n number of the conventional two-level inverter connected by series-connection (called a multilevel module MLM) and one power switch with one power diode and are parallel together that generate positive and negative voltage levels. The proposed cascaded multilevel inverter analyzed in both states of symmetric and asymmetric. In order to generate all voltage levels (even and odd) at the output, three new algorithms to determine the magnitude of dc voltage sources proposed. The main advantages of proposed topology are increasing the number of voltage levels at the output with a lower number of power semiconductor switches, driver circuits, and dc voltage sources. Therefore, the proposed topology needs to smaller installation area and lower weight and reduces the total cost of the inverter. Experimental results from a laboratory-scale prototype presented to verify the performance of the proposed multilevel inverter.
引用
收藏
页码:3553 / 3558
页数:6
相关论文
共 23 条
[1]   Transistor-Clamped H-Bridge Based Cascaded Multilevel Inverter With New Method of Capacitor Voltage Balancing [J].
Abd Rahim, Nasrudin ;
Elias, Mohamad Fathi Mohamad ;
Hew, Wooi Ping .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (08) :2943-2956
[2]   Modular Multipulse Rectifier Transformers in Symmetrical Cascaded H-Bridge Medium Voltage Drives [J].
Abolhassani, Mehdi .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (02) :698-705
[3]   Modular multilevel inverter: pulse width modulation and capacitor balancing technique [J].
Adam, G. P. ;
Anaya-Lara, O. ;
Burt, G. M. ;
Telford, D. ;
Williams, B. W. ;
McDonald, J. R. .
IET POWER ELECTRONICS, 2010, 3 (05) :702-715
[4]   Developed cascaded multilevel inverter topology to minimise the number of circuit devices and voltage stresses of switches [J].
Ajami, Ali ;
Oskuee, Mohammad Reza Jannati ;
Mokhberdoran, Ataollah ;
Van den Bossche, Alex .
IET POWER ELECTRONICS, 2014, 7 (02) :459-466
[5]  
[Anonymous], 2018, 2018 TECHNOLOGIES SM
[6]   A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches [J].
Babaei, Ebrahim ;
Laali, Sara ;
Bayat, Zahra .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (02) :922-929
[7]   Improvement of Multilevel Inverters Topology Using Series and Parallel Connections of DC Voltage Sources [J].
Babaei, Ebrahim ;
Sheermohammadzadeh, Saeed ;
Sabahi, Mehran .
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2014, 39 (02) :1117-1127
[8]   Charge Balance Control Methods for a Class of Fundamental Frequency Modulated Asymmetric Cascaded Multilevel Inverters [J].
Babaei, Ebrahim .
JOURNAL OF POWER ELECTRONICS, 2011, 11 (06) :811-818
[9]   New cascaded multilevel inverter topology with minimum number of switches [J].
Babaei, Ebrahim ;
Hosseini, Seyed Hossein .
ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) :2761-2767
[10]  
Baker R.H., 1975, U.S. Patent, Patent No. [3,867,643, 3867643]