Analysis of an ESD Suppressor Used for IC Protection

被引：0

作者：

Kuo, Cheng-Ta ^{[1
]}

Chen, Hsing-Yi ^{[1
]}

Suo, Ying ^{[2
]}

Qiu, Jinghui ^{[2
]}

机构：

[1] Yuan Ze Univ, Dept Commun Engn, 135 Yuan Tung Rd, Chungli 32003, Taoyuan Shian, Taiwan

[2] Harbin Inst Technol, Dept Microwave Engn, Harbin 150001, Peoples R China

来源：

2010 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM | 2010年

关键词：

SIMULATOR; EMP;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The time-domain moment method was successfully used to analyze the capacitance, the electric field, and the electrostatic discharge (ESD) current of an ESD suppressor used for integrated circuit (IC) protection. The obtained capacitance of this ESD suppressor was also validated by measurement data. From simulation results, it is found that the maximum electric field of 354000 kV/m occurs at 2 ns which is much higher than the threshold electric field of 2900 kV/m for air breakdown. The ESD current with pulse waveform has a maximum value of 4.7 mA at 0.2 ns and has a very short duration time of about 20 ns before the ESD current approaches zero.

引用

页数：4

共 50 条

[41] Analysis and measurement of signal distortion due to ESD protection circuits
Chun, Jung-Hoon
Murmann, Boris
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (10) : 2354 - 2358
[42] 3D Integration ESD Protection Design and Analysis
Mitra, Souvick
Gebreselasie, Ephrem
Li, You
Gauthier, Robert
Silberman, Joel
Tyberg, Christy
Sakuma, Katsuyuki
Thuy Tran-Quinn
Ramachandran, Koushik
Angyal, Matthew
2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,
[43] 3-D Integration and ESD Protection: Design and Analysis
Mitra, Souvick
Gebreselasie, Ephrem
Li, You
Gauthier, Robert, Jr.
Thuy Tran-Quinn
Ramachandran, Koushik
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (04) : 497 - 503
[44] ESD buses for whole-chip ESD protection
Ker, MD
Chang, HH
Chen, TY
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 545 - 548
[45] Analysis of ESD Protection Circuits for High - Performance CMOS Structures
Nicuta, Ana-Maria
Costea-Beniuga, Oana
Bicleanu, Paul Dumitru
Bargan, Liliana
PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE AND EXPOSITION ON ELECTRICAL AND POWER ENGINEERING (EPE 2012), 2012, : 713 - 716
[46] Full-chip analysis method of ESD protection network
Hayashi, S
Minami, F
Yamada, M
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 439 - 444
[47] Characterization and Analysis of RF Switches in SOI Technology for ESD Protection
Liu, Jian
Carels, Nathaniel
Peachey, Nathaniel
2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
[48] Analysis and compact modeling of a vertical grounded-base NPN bipolar transistor used as an ESD protection in a smart power technology
Bertrand, G
Delage, C
Bafleur, M
Nolhier, N
Dorkel, JM
Nguyen, Q
Mauran, N
Perdu, P
PROCEEDINGS OF THE 2000 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2000, : 28 - 31
[49] On the Relevance of IC ESD Performance to Product Quality
Smedes, T.
Christoforou, Y.
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 14 - 20
[50] ESD - A PERVASIVE RELIABILITY CONCERN FOR IC TECHNOLOGIES
DUVVURY, C
AMERASEKERA, A
PROCEEDINGS OF THE IEEE, 1993, 81 (05) : 690 - 702

← 1 2 3 4 5 →