Analysis of an ESD Suppressor Used for IC Protection

被引：0

作者：

Kuo, Cheng-Ta ^{[1
]}

Chen, Hsing-Yi ^{[1
]}

Suo, Ying ^{[2
]}

Qiu, Jinghui ^{[2
]}

机构：

[1] Yuan Ze Univ, Dept Commun Engn, 135 Yuan Tung Rd, Chungli 32003, Taoyuan Shian, Taiwan

[2] Harbin Inst Technol, Dept Microwave Engn, Harbin 150001, Peoples R China

来源：

2010 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM | 2010年

关键词：

SIMULATOR; EMP;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The time-domain moment method was successfully used to analyze the capacitance, the electric field, and the electrostatic discharge (ESD) current of an ESD suppressor used for integrated circuit (IC) protection. The obtained capacitance of this ESD suppressor was also validated by measurement data. From simulation results, it is found that the maximum electric field of 354000 kV/m occurs at 2 ns which is much higher than the threshold electric field of 2900 kV/m for air breakdown. The ESD current with pulse waveform has a maximum value of 4.7 mA at 0.2 ns and has a very short duration time of about 20 ns before the ESD current approaches zero.

引用

页数：4

共 50 条

[21] A novel double-trench LVTSCR used in the ESD protection of a RFIC
李立
刘红侠
半导体学报, 2011, (10) : 53 - 57
[22] A novel double-trench LVTSCR used in the ESD protection of a RFIC
Li Li
Liu Hongxia
JOURNAL OF SEMICONDUCTORS, 2011, 32 (10)
[23] Analysis of the geometry on robustness of ESD protection devices
Chvala, Ales
Donoval, Daniel
Beno, Peter
Marek, Juraj
Kosik, Tomas
ASDAM 2008, CONFERENCE PROCEEDINGS, 2008, : 143 - +
[24] Analysis of CMOS RF LNAS with ESD protection
Chandrasekhar, V
Mayaram, K
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 799 - 802
[25] Esd hazards in ic handlers
Peirce, Roger J.
Williford, Bradley R.
EE: Evaluation Engineering, 2009, 48 (12): : 37 - 39
[26] Peak current failure levels in ESD sensitive semiconductor devices and their application in evaluation of materials used in ESD protection. Part 1: Theoretical analysis
Smallwood, Jeremy
Salmela, Hannu
Paasi, Jaakko
ELECTROSTATICS 2007, 2009, 142
[27] Do ESD fails in systems correlate with IC ESD robustness?
Stadler, Wolfgang
Brodbeck, Tilo
Gaertner, Reinhold
Gossner, Harald
MICROELECTRONICS RELIABILITY, 2009, 49 (9-11) : 1079 - 1085
[28] Measurement and simulation of the behavior of a short spark gap used as ESD protection device
Bönisch, S
Kalkner, W
2003 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD, VOLS 1 AND 2, 2003, : 37 - 42
[29] A Novel ESD Protection Structure used to Enhance the Safety of the MOSFET Integrated Circuitry
Bicleanu, Dumitru-Paul
Nicuta, Ana-Maria
Salceanu, Alexandru
2013 8TH INTERNATIONAL SYMPOSIUM ON ADVANCED TOPICS IN ELECTRICAL ENGINEERING (ATEE), 2013,
[30] On-chip ESD protection design for automotive vacuum-fluorescent-display (VFD) driver IC to sustain high ESD stress
Ker, Ming-Dou
Chang, Wei-Jen
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (03) : 438 - 445

← 1 2 3 4 5 →