Analysis of an ESD Suppressor Used for IC Protection

被引:0
|
作者
Kuo, Cheng-Ta [1 ]
Chen, Hsing-Yi [1 ]
Suo, Ying [2 ]
Qiu, Jinghui [2 ]
机构
[1] Yuan Ze Univ, Dept Commun Engn, 135 Yuan Tung Rd, Chungli 32003, Taoyuan Shian, Taiwan
[2] Harbin Inst Technol, Dept Microwave Engn, Harbin 150001, Peoples R China
关键词
SIMULATOR; EMP;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The time-domain moment method was successfully used to analyze the capacitance, the electric field, and the electrostatic discharge (ESD) current of an ESD suppressor used for integrated circuit (IC) protection. The obtained capacitance of this ESD suppressor was also validated by measurement data. From simulation results, it is found that the maximum electric field of 354000 kV/m occurs at 2 ns which is much higher than the threshold electric field of 2900 kV/m for air breakdown. The ESD current with pulse waveform has a maximum value of 4.7 mA at 0.2 ns and has a very short duration time of about 20 ns before the ESD current approaches zero.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] ESD protection circuit in IC card
    Chen, GP
    Zhu, ZH
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 513 - 515
  • [2] Predicting the impact of transient voltage suppressor used for ESD protection on the low noise amplifier
    Zhou Mengxia
    Zhao Yang
    Zhang Cheng
    Liu Xingfa
    Wu Xianqiang
    Sun Yiqun
    Yan Wei
    MICROELECTRONICS JOURNAL, 2021, 113
  • [3] Complementation SCR for RF IC ESD protection
    Dong, S.
    Li, M.
    Guo, W.
    Han, Y.
    Huang, D.
    Song, B.
    ELECTRONICS LETTERS, 2010, 46 (03) : 210 - U36
  • [4] ESD protection device issues for IC designs
    Duvvury, C
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 41 - 48
  • [5] Failure analysis of ESD damage in a high-voltage driver IC and the effective ESD protection solution
    Ker, MD
    Peng, JJ
    Jiang, HC
    PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, : 84 - 89
  • [6] Stacked zener trigger SCR for HV IC ESD protection
    Dong, Shurong
    Zhong, Lei
    Zeng, Jie
    Li, Hongwei
    Wang, Jun
    Zheng, Jianfeng
    Han, Yan
    MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1160 - 1162
  • [7] A Dual-polarity SCR for RF IC ESD Protection
    Liu, Jian
    Chen, Hongyi
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1366 - 1368
  • [8] On-Chip Transient Voltage Suppressor Integrated With Silicon-Based Transceiver IC for System-Level ESD Protection
    Chuang, Che-Hao
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (10) : 5615 - 5621
  • [9] Research on the Behavior of Transient Voltage Suppressor as ESD Protection Device
    Zhang Xijun
    Dong Kangning
    Yang Jie
    Yang Zhe
    ADVANCES IN MECHATRONICS, AUTOMATION AND APPLIED INFORMATION TECHNOLOGIES, PTS 1 AND 2, 2014, 846-847 : 555 - +
  • [10] ESD protection design for IC with power-down-mode operation
    Ker, MD
    Lin, KH
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 717 - 720