Input and output queueing packet switch with backpressure mode for loss sensitive packets in threshold scheme

被引：0
|
作者：
Kanazawa, T
Endo, T
Shiokawa, S
Sasase, I
机构：
来源：
1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997 | 1997年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We propose an N x N input and output queueing packet switch model with backpressure mode for loss sensitive packets in threshold scheme. In the proposed model, delay sensitive packets gain an advantage over loss sensitive packets at input and output ports and backpressure mode is applied for loss sensitive packets. We evaluate the average system delay and the packet loss probability of each class by theoretical calculation and computer simulation. As the results, we show that the proposed model is useful to decrease the average system delay of delay sensitive packets and the packet loss probability of loss sensitive packets.
引用
收藏
页码：527 / 530
页数：4
相关论文
共 50 条
  • [41] Analysis of a back-pressure-type ATM switch with input and output queueing under nonuniform traffic
    Univ of Electronic Science and, Technology of China, Chengdu, China
    Tien Tzu Hsueh Pao, 11 (46-50, 54):
  • [42] Packet scheduling in a combined input and output queued switch using virtual time reference system
    Hou, YT
    Zhang, ZL
    Hamada, T
    SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS: WORKSHOPS, PROCEEDINGS, 2000, : 239 - 248
  • [43] A scheduling scheme for variable-length packets in an input-buffered ATM switch with priority of active buffer
    Nakaki, Y
    Okazaki, K
    Sakamoto, K
    Nishino, Y
    Sasase, I
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2004, 87 (02): : 79 - 90
  • [44] Performance evaluation of input buffered ATM switch architectures: Throughput, delay and packet loss analyses
    Macii, A
    Macii, E
    Wolf, T
    MELECON '96 - 8TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, VOLS I-III: INDUSTRIAL APPLICATIONS IN POWER SYSTEMS, COMPUTER SCIENCE AND TELECOMMUNICATIONS, 1996, : 949 - 951
  • [45] ATM SWITCH ARCHITECTURES WITH INPUT OUTPUT-BUFFERING - EFFECT OF INPUT TRAFFIC CORRELATION, CONTENTION RESOLUTION POLICIES, BUFFER ALLOCATION STRATEGIES AND DELAY IN BACKPRESSURE SIGNAL
    BADRAN, HF
    MOUFTAH, HT
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1994, 26 (09): : 1187 - 1213
  • [46] A combined input and output queued packet-switched system based on PRIZMA switch-on-a-chip technology
    Minkenberg, C
    Engbersen, T
    IEEE COMMUNICATIONS MAGAZINE, 2000, 38 (12) : 70 - 77
  • [47] A parallel packet switch achieving in-order cell delivery with combined-input-and-output queuing switches
    School of Computer, National University of Defense Technology, Changsha 410073, China
    Ruan Jian Xue Bao, 2008, 12 (3207-3217):
  • [48] Using Input Current and Output Voltage Ripple to Estimate the Output Filter Condition of Switch Mode DC/DC Converters
    Amaral, A. M. R.
    Cardoso, A. J. M.
    2009 IEEE INTERNATIONAL SYMPOSIUM ON DIAGNOSTICS FOR ELECTRIC MACHINES, POWER ELECTRONICS AND DRIVES, 2009, : 100 - +
  • [49] A low power multiple output switch-mode power supply with wide input range
    Indrit Myderrizi
    Emre Ozbey
    Analog Integrated Circuits and Signal Processing, 2014, 81 : 431 - 441
  • [50] A low power multiple output switch-mode power supply with wide input range
    Myderrizi, Indrit
    Ozbey, Emre
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 81 (02) : 431 - 441
12345