Input and output queueing packet switch with backpressure mode for loss sensitive packets in threshold scheme

被引:0
|
作者
Kanazawa, T
Endo, T
Shiokawa, S
Sasase, I
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose an N x N input and output queueing packet switch model with backpressure mode for loss sensitive packets in threshold scheme. In the proposed model, delay sensitive packets gain an advantage over loss sensitive packets at input and output ports and backpressure mode is applied for loss sensitive packets. We evaluate the average system delay and the packet loss probability of each class by theoretical calculation and computer simulation. As the results, we show that the proposed model is useful to decrease the average system delay of delay sensitive packets and the packet loss probability of loss sensitive packets.
引用
收藏
页码:527 / 530
页数:4
相关论文
共 50 条
  • [1] Input and output queueing ATM switch with backpressure mode and queue loss mode for nonuniform traffic
    Umayabashi, Masaki
    Takemori, Keisuke
    Shiokawa, Shigeki
    Sasase, Iwao
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1998, 81 (11): : 14 - 23
  • [2] Input and output queueing ATM switch with backpressure mode and queue loss mode for nonuniform traffic
    Umayabashi, M
    Takemori, K
    Shiokawa, S
    Sasase, I
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1998, 81 (11): : 14 - 23
  • [3] Exact emulation of an output queueing switch by a combined input output queueing switch
    Stoica, I
    Zhang, H
    1998 SIXTH INTERNATIONAL WORKSHOP ON QUALITY OF SERVICE (IWQOS '98), 1998, : 218 - 224
  • [4] Performance analysis of input and output queueing packet switch with multiple priority classes
    Takemori, K
    Shiokawa, S
    Sasase, I
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1996, 79 (06): : 38 - 50
  • [5] Packet switch architecture with multiple output queueing
    Danilewicz, G
    Glabowski, M
    Kabacinski, W
    Kleban, J
    GLOBECOM '04: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2004, : 1192 - 1196
  • [6] PERFORMANCE ANALYSIS OF AN INPUT AND OUTPUT QUEUING PACKET SWITCH WITH A PRIORITY PACKET DISCARDING SCHEME
    LEE, JY
    UN, CK
    IEE PROCEEDINGS-COMMUNICATIONS, 1995, 142 (02): : 67 - 74
  • [7] The analysis of input queueing techniques on a crosspoint packet switch
    Hoon, PJ
    Tak, LC
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1997, 7 (04) : 319 - 331
  • [8] Performance study of an input and output queueing ATM switch with a window scheme and a speed constraint
    Choi, JS
    Un, CK
    TELECOMMUNICATION SYSTEMS, 1996, 6 (3-4) : 289 - 300
  • [9] Matching output queueing with a combined input output queued switch
    Chuang, ST
    Goel, A
    McKeown, N
    Prabhakar, B
    IEEE INFOCOM '99 - THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-3, PROCEEDINGS: THE FUTURE IS NOW, 1999, : 1169 - 1178
  • [10] ANALYSIS OF BACKPRESSURE-TYPE PACKET SWITCHES WITH INPUT AND OUTPUT BUFFERING
    JUNG, YC
    UN, CK
    IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1993, 140 (04): : 277 - 284