Contact PUF: Highly Stable Physical Unclonable Functions Based on Contact Failure Probability in 180 nm, 130 nm, and 28 nm CMOS Processes

被引:2
|
作者
Jeon, Duhyun [1 ]
Lee, Dongmin [2 ]
Kim, Dong Kyue [2 ]
Choi, Byong-Deok [2 ]
机构
[1] ICTK Holdings, SoC Grp, Seongnam, South Korea
[2] Hanyang Univ, Dept Elect Engn, Seoul, South Korea
来源
2022 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST) | 2022年
关键词
contact formation; hardware security; PUF; security primitive; high stability; high steadiness;
D O I
10.1109/HOST54066.2022.9839746
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This study proposes a physical unclonable function (PUF) based on contact failure probability referred to as contact PUF, which has a sufficiently high native stability to achieve mass production without any postprocessing such as error-correction code. The contact is designed to cause stochastic contact failure that is used us the entropy source of the contact PUF. Contact failure can occur in three contact fabrication steps: photolithography, etching, and deposition. We investigated how contact failure occurs in each contact fabrication step in 180 nm, 130 nm, and 28 nm CMOS processes. After the preselection method that discarded unstable bitcells in 180 nm, 130 nm, and 28 nm CMOS processes, no PUF bitcell responses were flipped during 2000 repeated measurements following nine operating conditions, wherein there are three temperatures (-40 degrees C, 25 degrees C, and 125 degrees C) and three supply voltages (nominal, and +/- 10%). This means that the contact PUFs have bit error rates < 1.03 x 10(-8), < 2.3 x 10(-8), and < 23 x 10(-7) in the cases of the 180 nm, 130 nm, and 28 nm CMOS processes, respectively. The discard ratios of the contact PUFs are < 1.03x10(-8), 0.0054%, and 0.949% in the respective cases of 180 nm, 130 nm, and 28 nm CMOS processes. The uniqueness of the contact PUFs are respectively equal to 0.4996, 0.49994, and 0.4964 in the 180 nm, 130 nm, and 28 nm CMOS processes.
引用
收藏
页码:85 / 88
页数:4
相关论文
共 11 条
  • [1] A Highly Stable Physically Unclonable Function Using Algorithm-Based Mismatch Hardening Technique in 28-nm CMOS
    Yang, Shao-Hong
    Liu, Tsung-Te
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (01) : 280 - 289
  • [2] SRAM PUF Quality and Reliability Comparison for 28 nm Planar vs. 16 nm FinFET CMOS Processes
    Narasimham, Balaji
    Reed, Dan
    Gupta, Saket
    Ogawa, Ennis T.
    Zhang, Yifei
    Wang, J. K.
    2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
  • [3] Ultra-energy-efficient temperature-stable physical unclonable function in 65 nm CMOS
    Tao, S.
    Dubrova, E.
    ELECTRONICS LETTERS, 2016, 52 (10) : 805 - 806
  • [4] Highly Reliable and Secure PUF Using Resistive Memory Integrated Into a 28 nm CMOS Process
    Esatu, Tsegereda K.
    Prakash, Amit
    Li, Zhi
    Lau, Derek
    Jo, Sung Hyun
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (05) : 2291 - 2296
  • [5] Architecture and Physical Implementation of Reconfigurable Multi-Port Physical Unclonable Functions in 65 nm CMOS
    Wang, Pengjun
    Zhang, Yuejun
    Han, Jun
    Yu, Zhiyi
    Fan, Yibo
    Zhang, Zhang
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (05) : 963 - 970
  • [6] A differential OTP memory based highly unique and reliable PUF at 180 nm technology node
    Malviya, P.
    Sadana, S.
    Lele, A.
    Priyadarshi, K.
    Sharma, A.
    Naik, A.
    Bandhu, L.
    Bende, A.
    Tsundus, S.
    Kumar, S.
    Singh, V. P.
    Chawla, A.
    Chawla, P.
    Singh, A.
    Sehgal, D.
    Kumar, A.
    Uddin, W.
    Chatterjee, S.
    Suri, M.
    Jatana, H. S.
    Ganguly, U.
    SOLID-STATE ELECTRONICS, 2022, 188
  • [7] Design of Power-up and Arbiter Hybrid Physical Unclonable Functions in 65nm CMOS
    Zhang, Yuejun
    Wang, Pengjun
    Li, Gang
    Qian, Haoyu
    Zheng, Xiaomin
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [8] Highly reliable XoR Feed Arbiter Physical Unclonable Function (XFAPUF) in 180 nm process for IoT security
    Podeti, Raveendra
    Rao, Patri Sreehari
    Muralidhar, P.
    MICROPROCESSORS AND MICROSYSTEMS, 2021, 87
  • [9] Assessing Uniqueness and Reliability of SRAM-based Physical Unclonable Functions from Silicon Measurements in 45-nm Bulk CMOS
    Fujiwara, Hidehiro
    Yabuuchi, Makoto
    Nii, Koji
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 523 - 528
  • [10] Static CMOS Physically Unclonable Function Based on 4T Voltage Divider With 0.6%-1.5% Bit Instability at 0.4-1.8 V Operation in 180 nm
    Vatalaro, Massimo
    De Rose, Raffaele
    Lanuzza, Marco
    Crupi, Felice
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (08) : 2509 - 2520