A Simple Ultra-Low Power Opamp in 22 nm FDSOI

被引：0
|
作者：
Kuzmicz, Wieslaw [1 ]
机构：
[1] Warsaw Univ Technol, Inst Microelect & Optoelect, Warsaw, Poland
来源：
PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019) | 2019年
关键词：
FDSOI; low-power circuit design; low noise; noise efficiency factor; AMPLIFIER;
D O I：
10.23919/mixdes.2019.8787017
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An ultra-low power opamp is described. The amplifier has been designed and prototyped in 22nm CMOS FDSOI technology. Very low current consumption (1.1 mu A at V-DD=0.8V) and very low area (0.0277 mm(2)) make it suitable for multichannel bio signal recording arrays. Noise efficiency factor of 3.3 has been achieved. A unique feature of this opamp architecture is a negative feedback loop from the output to the body of an input transistor, which serves as a second gate. This circuit technique, possible only in FDSOI technology, allows to achieve perfectly linear voltage transfer curve while leaving both signal inputs of the amplifier free.
引用
收藏
页码：167 / 170
页数：4
相关论文
共 50 条
  • [31] Super-low power X Band, Voltage Controlled Oscillator designed in 22 nm FDSOI
    Kumar, Piyush
    Boehme, Enno
    Maurer, Linus
    2024 25TH INTERNATIONAL MICROWAVE AND RADAR CONFERENCE, MIKON 2024, 2024, : 17 - 21
  • [32] Low-k Spacers for 22nm FDSOI Technology
    Koehler, Fabian
    Antonioli, Bianca
    Triyoso, Dina H.
    Tao, Han
    Hempel, Klaus
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 14 NO 12, 2017, 14 (12):
  • [33] Ultra Low Power < 9 nW Adaptive Duty Cycling Oscillator in 22 nm FDSOI CMOS Technology using Back Gate Biasing
    Lindner, Bastian
    Joram, Niko
    Ellinger, Frank
    2021 IEEE 12TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEM (LASCAS), 2021,
  • [34] Characterisation of Photodiodes in 22 nm FDSOI at 850 nm
    Bakker, Jelle H. T.
    Alink, Mark S. Oude
    Schmitz, Jurriaan
    Nauta, Bram
    IEEE 53RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, ESSDERC 2023, 2023, : 65 - 68
  • [35] A Tunable Ultra Low Power Inductorless Low Noise Amplifier Exploiting Body Biasing of 28 nm FDSOI Technology
    Zaini, Jennifer
    Hameau, Frederic
    Taris, Thierry
    Morche, Dominique
    Audebert, Patrick
    Mercier, Eric
    2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [36] Exploring optimal back bias voltages for ultra low voltage CMOS digital Circuits in 22 nm FDSOI Technology
    Zadeh, Somayeh Hossein
    Ytterdal, Trond
    Aunet, Snorre
    2019 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2019,
  • [37] 0.25V FDSOI CMOS technology for ultra-low voltage applications
    Shang, HL
    White, MH
    Adams, DA
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 37 - 38
  • [38] Ultra-low voltage ultra-low power NMOS bulk-biased mixer
    School of Electronics and Information Engineering, Beijing University of Aeronautics and Astronautics, Beijing 100191, China
    Beijing Hangkong Hangtian Daxue Xuebao, 2009, 4 (480-484):
  • [39] An ultra-low power configurable IR-UWB transmitter in 130 nm CMOS
    Okan Zafer Batur
    Günhan Dündar
    Mutlu Koca
    Analog Integrated Circuits and Signal Processing, 2019, 98 : 555 - 563
  • [40] An ultra-low voltage, ultra-low power fully recycling folded cascode amplifier
    Akbari, Meysam
    Hashemipour, Omid
    Javid, Ardavan
    2014 22nd Iranian Conference on Electrical Engineering (ICEE), 2014, : 514 - 518
12345