Observing the Invisible: Live Cache Inspection for High-Performance Embedded Systems

被引:3
|
作者
Tarapore, Dharmesh [1 ]
Roozkhosh, Shahin [1 ]
Brzozowski, Steven [1 ]
Mancuso, Renato [1 ]
机构
[1] Boston Univ, Boston, MA 02215 USA
基金
美国国家科学基金会;
关键词
Hardware; Software; Program processors; Central Processing Unit; Random access memory; Phasor measurement units; Analytical models; Cache; cache snapshotting; ramindex; cacheflow; cache debugging; SIMULATION;
D O I
10.1109/TC.2021.3060650
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The vast majority of high-performance embedded systems implement multi-level CPU cache hierarchies. But the exact behavior of these CPU caches has historically been opaque to system designers. Absent expensive hardware debuggers, an understanding of cache makeup remains tenuous at best. This enduring opacity further obscures the complex interplay among applications and OS-level components, particularly as they compete for the allocation of cache resources. Notwithstanding the relegation of cache comprehension to proxies such as static cache analysis, performance counter-based profiling, and cache hierarchy simulations, the underpinnings of cache structure and evolution continue to elude software-centric solutions. In this article, we explore a novel method of studying cache contents and their evolution via snapshotting. Our method complements extant approaches for cache profiling to better formulate, validate, and refine hypotheses on the behavior of modern caches. We leverage cache introspection interfaces provided by vendors to perform live cache inspections without the need for external hardware. We present CacheFlow, a proof-of-concept Linux kernel module which snapshots cache contents on an NVIDIA Tegra TX1 system on chip and a Hardkernel Odroid XU4.
引用
收藏
页码:559 / 572
页数:14
相关论文
共 41 条
  • [1] IOb-Cache: A High-Performance Configurable Open-Source Cache
    Roque, Joao, V
    Lopes, Joao D.
    Vestias, Mario P.
    de Sousa, Jose T.
    ALGORITHMS, 2021, 14 (08)
  • [2] CACHE TILING FOR HIGH-PERFORMANCE MORPHOLOGICAL IMAGE-PROCESSING
    WITTENBRINK, CM
    SOMANI, AK
    MACHINE VISION AND APPLICATIONS, 1993, 7 (01) : 12 - 22
  • [3] High-Performance and Flexible Design Scheme with ECC Protection in the Cache
    Zhou, Yulun
    Liu, Hongxia
    Xiang, Qi
    Yin, Chenyu
    MICROMACHINES, 2022, 13 (11)
  • [4] Automatic Construction of Predictable and High-Performance Cache Coherence Protocols for Multicore Real-Time Systems
    Kaushik, Anirudh Mohan
    Patel, Hiren
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (10) : 3318 - 3331
  • [5] Trends in high-performance, low-power cache memory architectures
    Inoue, K
    Moshnyaga, VG
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (02): : 304 - 314
  • [6] An Effective Measurement Technique of Level-2 Cache Performance for Multicore Embedded Systems
    Mridh, Muhammad F.
    Asaduzzaman, Abu
    Saha, Aloke K.
    2013 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2013,
  • [7] High-Performance Reconfigurable Computer Systems
    Dordopulo, Alexey
    Kalyaev, Igor
    Levin, Ilya
    Slasten, Liubov
    PARALLEL COMPUTING TECHNOLOGIES, 2011, 6873 : 272 - 283
  • [8] Cache Side-Channel Attacks and Time-Predictability in High-Performance Critical Real-Time Systems
    Trilla, David
    Hernandez, Carles
    Abella, Jaume
    Cazorla, Francisco J.
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [9] A Machine Learning-Empowered Cache Management Scheme for High-Performance SSDs
    Sun, Hui
    Sun, Chen
    Tong, Haoqiang
    Yue, Yinliang
    Qin, Xiao
    IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (08) : 2066 - 2080
  • [10] High-Performance Predictable NVM-Based Instruction Memory for Real-Time Embedded Systems
    Bazzaz, Mostafa
    Hoseinghorban, Ali
    Poursafaei, Farimah
    Ejlali, Alireza
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (01) : 441 - 455