Self-Heating Effect in a 65 nm MOSFET at Cryogenic Temperatures

被引:16
|
作者
Artanov, Anton A. [1 ]
Gutierrez-D, Edmundo A. [2 ]
Cabrera-Galicia, Alfonso R. [1 ]
Kruth, Andre [1 ]
Degenhardt, Carsten [1 ]
Durini, Daniel [2 ]
Mendez-V, Jairo [2 ]
van Waasen, Stefan [1 ,3 ]
机构
[1] Forschungszentrum Julich, Cent Inst Engn Elect & Analyt, Elect Syst, D-52428 Julich, Germany
[2] Inst Nacl Astrofis Opt & Elect INAOE, Puebla 72840, Mexico
[3] Univ Duisburg Essen, Fac Engn, Commun Syst, D-47057 Duisburg, Germany
关键词
Temperature measurement; Thermal resistance; Logic gates; Transistors; Electrical resistance measurement; Silicon; Semiconductor device measurement; CMOS; cryogenic temperature; quantum computing; self-heating; THERMAL-CONDUCTIVITY; TRANSISTORS; OPERATION;
D O I
10.1109/TED.2021.3139563
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We characterized the thermal behavior of a 65 nm bulk CMOS transistor, by measuring the self-heating effect (SHE) as a function of bias condition. We demonstrated that at a base temperature of 6.5 K the channel temperature of the transistor can increase up to several tens of kelvins due to power dissipation. The thermal behavior of the transistor is determined not only by the thermal response of the transistor itself but also by the thermal properties of the surroundings, i.e., source, drain, bulk, and gate interfaces, metal contacts, and vias. On top of it, the thermal response is bias-dependent through bias dependence of power and self-heating. This information becomes relevant for proper design of integrated circuits for quantum computing or other cryogenic applications, where the circuitry requires to be operated at a stable cryogenic temperature.
引用
收藏
页码:900 / 904
页数:5
相关论文
共 50 条
  • [21] Self-Heating Effect in FDSOI Transistors Down to Cryogenic Operation at 4.2 K
    Triantopoulos, K.
    Casse, M.
    Barraud, S.
    Haendler, S.
    Vincent, E.
    Vinet, M.
    Gaillard, F.
    Ghibaudo, G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (08) : 3498 - 3505
  • [23] A new structure design of a silicon-on-insulator MOSFET reducing the self-heating effect
    Awadallah, R
    Yuan, JS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1999, 86 (06) : 707 - 712
  • [24] A novel nanoscale SOI MOSFET by embedding undoped region for improving self-heating effect
    Ghaffari, Majid
    Orouji, Ali A.
    SUPERLATTICES AND MICROSTRUCTURES, 2018, 118 : 61 - 78
  • [25] Reduction of self-heating effect in SOI MOSFET by forming a new buried layer structure
    Zhu, Ming
    Lin, Qing
    Liu, Xiang-Hua
    Lin, Zi-Xin
    Zhang, Zheng-Xuan
    Lin, Cheng-Lu
    Nuclear Science and Techniques/Hewuli, 2003, 14 (02):
  • [26] Minimization of Self-Heating in 501 MOSFET Devices with SELBOX Structure
    Narayanan, M. R.
    Al Nashash, Hasan
    2016 11TH INTERNATIONAL CONFERENCE ON ADVANCED SEMICONDUCTOR DEVICES & MICROSYSTEMS (ASDAM), 2016, : 61 - 64
  • [27] On the Severity of Self-Heating in FDSOI at Cryogenic Temperatures: In-depth Analysis from Transistors to Full Processor
    Kar, Anirban
    Klemme, Florian
    Chauhan, Yogesh Singh
    Amrouch, Hussam
    2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
  • [28] Thermoreflectance CCD Imaging of Self-Heating in Power MOSFET Arrays
    Maize, Kerry
    Ziabari, Amirkoushyar
    French, William D.
    Lindorfer, Philipp
    OConnell, Barry
    Shakouri, Ali
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3047 - 3053
  • [29] Self-heating effect at graphite ohmic heating
    Kostanovskii, A. V.
    Kostanovskaya, M. E.
    Zeodinov, M. G.
    HIGH TEMPERATURE, 2017, 55 (05) : 718 - 722
  • [30] Self-heating effect at graphite ohmic heating
    A. V. Kostanovskii
    M. E. Kostanovskaya
    M. G. Zeodinov
    High Temperature, 2017, 55 : 718 - 722