Resource Sharing in Networks-on-Chip of Large Many-core Embedded Systems

被引:3
|
作者
Sibai, Fadi N. [1 ]
机构
[1] UAE Univ, Coll Informat Technol, Al Ain, U Arab Emirates
来源
2009 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPPW 2009) | 2009年
关键词
On-chip interconnection networks; many-core MPSoCs; network diameter; core clustering; switch sharing;
D O I
10.1109/ICPPW.2009.36
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Networks-on-chip in many-core embedded systems consume large portions of the chip's area, cost, delay and power. In real-time embedded systems meeting the real time targets is critical. Therefore networks-on-chip must provide a communication infrastructure with worst case delays acceptably low to meet the time deadlines. This requirement directly translates into scalable networks with low diameters. Furthermore, with a large number of cores, the cost, area, and power become prime issues. One way to achieve these goals is by sharing system resources such as switches and employing circuit switching. We explore 4 on-chip interconnection networks (OCINs) in 64-core systems with switches shared by cores in core clusters and estimate their worst case latencies with Peh and Daily's router delay model and published wire delays. For these five OCINs, we also derive their diameters, average delays, switch degrees, and total link costs and compare them to the standard 2D Mesh OCIN. Results indicate that switch sharing by core clusters is effective in reducing the worst case and average communication delays, and the total number of links and switches.
引用
收藏
页码:513 / 519
页数:7
相关论文
共 50 条
  • [41] Skeletons for multi/many-core systems
    Aldinucci, Marco
    Danelutto, Marco
    Kilpatrick, Peter
    PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 265 - 272
  • [42] On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects
    Nychis, George
    Fallin, Chris
    Moscibroda, Thomas
    Mutlu, Onur
    Seshan, Srinivasan
    ACM SIGCOMM COMPUTER COMMUNICATION REVIEW, 2012, 42 (04) : 407 - 418
  • [43] A Latency Simulator for Many-core Systems
    Kumar, Sunil
    Cucinotta, Tommaso
    Lipari, Giuseppe
    44TH ANNUAL SIMULATION SYMPOSIUM 2011 (ANSS 2011) - 2011 SPRING SIMULATION MULTICONFERENCE - BK 2 OF 8, 2011, : 151 - 158
  • [44] Value and Energy Optimizing Dynamic Resource Allocation in Many-core HPC Systems
    Singh, Amit Kumar
    Dziurzanski, Piotr
    Indrusiak, Leandro Soares
    2015 IEEE 7TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING TECHNOLOGY AND SCIENCE (CLOUDCOM), 2015, : 180 - 185
  • [45] Parallel Many-Core Avionics Systems
    Panic, Milos
    Quinones, Eduardo
    Zaykov, Pavel G.
    Hernandez, Carles
    Abella, Jaume
    Cazorla, Francisco J.
    2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), 2014,
  • [46] SPA: Simple Pool Architecture for application resource allocation in many-core systems
    Koduri, Jayasimha Sai
    Anagnostopoulos, Iraklis
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1363 - 1368
  • [47] Many-core System-on-Chip: architectures and applications
    Bakhouya, Mohamed
    Daneshtalab, Masoud
    Palesi, Maurizio
    Ghasemzadeh, Hassan
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 43 : 1 - 3
  • [48] SPECTR: Formal Supervisory Control and Coordination for Many-core Systems Resource Management
    Rahmani, Amir M.
    Donyanavard, Bryan
    Muck, Tiago
    Moazzemi, Kasra
    Jantsch, Axel
    Mutlu, Onur
    Dutt, Nikil
    ACM SIGPLAN NOTICES, 2018, 53 (02) : 169 - 183
  • [49] A Direct Coherence Protocol for Many-Core Chip Multiprocessors
    Ros, Alberto
    Acacio, Manuel E.
    Garcia, Jose M.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2010, 21 (12) : 1779 - 1792
  • [50] Task Mapping Techniques for Embedded Many-core SoCs
    Kaida, Junya
    Hieda, Takuji
    Taniguchi, Ittetsu
    Tomiyama, Hiroyuki
    Hara-Azumi, Yuko
    Inoue, Koji
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 204 - 207