Testability Design of Multi-valued RTD circuits

被引:0
|
作者
Lin Mi [1 ]
Zhang Haipeng [1 ]
Sun Lingling [1 ]
机构
[1] Hangzhou Dianzi Univ, Sch Elect & Informat, Hangzhou, Zhejiang, Peoples R China
关键词
RTD; multi-valued; short circuit fault; open circuit fault; testability design;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Purpose of the paper is to analyze the physical faults and propose a testability design method for multi-valued RTD circuits based on the stuck faults analysis and stuck faults model, which takes ternary RTD (Resonant Tunneling Diode) quantizer as an example. The test model has a high testability level and low hardware cost which consists of an extra tri-valued inverter circuit and two control ports. By setting different input and testing signals, it generates different testing vectors, which can detect all open circuit faults and short circuit faults.
引用
收藏
页码:510 / 513
页数:4
相关论文
共 50 条
  • [41] Multi-Valued Logic Circuits Based on Organic Anti-ambipolar Transistors
    Kobashi, Kazuyoshi
    Hayakawa, Ryoma
    Chikyow, Toyohiro
    Wakayama, Yutaka
    NANO LETTERS, 2018, 18 (07) : 4355 - 4359
  • [42] Pointwise multi-valued fusion
    Bronselaer, Antoon
    Van Britsom, Daan
    De Tre, Guy
    INFORMATION FUSION, 2015, 25 : 121 - 133
  • [43] DUALITY OF MULTI-VALUED MEANS
    MOTZKIN, TS
    ANNALS OF MATHEMATICAL STATISTICS, 1952, 23 (03): : 478 - 478
  • [44] A Full-System Approach to Multi-Valued Logic Design
    Gutermann, Annina
    Becker, Juergen
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 226 - 227
  • [45] DESIGN OF MULTI-VALUED CELLULAR NEURAL NETWORKS FOR ASSOCIATIVE MEMORIES
    Akiduki, Takuma
    Zhang, Zhong
    Imamura, Takashi
    Miyake, Tetsuo
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2012, 8 (3A): : 1575 - 1589
  • [46] Design of multi-valued Cellular Neural Networks for associative memory
    Zhang, Zhong
    Akiduki, Takuma
    Miyake, Tetsuo
    Imamura, Takashi
    2006 SICE-ICASE INTERNATIONAL JOINT CONFERENCE, VOLS 1-13, 2006, : 927 - +
  • [47] Design of a Flash-based Circuit for Multi-valued Logic
    Abusultan, Monther
    Khatri, Sunil P.
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 41 - 46
  • [48] MULTI-VALUED CONTRACTION MAPPINGS
    NADLER, SB
    PACIFIC JOURNAL OF MATHEMATICS, 1969, 30 (02) : 475 - &
  • [49] On (α*, ψ)-contractive multi-valued mappings
    Ali, Muhammad Usman
    Kamran, Tayyab
    FIXED POINT THEORY AND APPLICATIONS, 2013,
  • [50] MULTI-VALUED LOGIC SYSTEMS
    HAWKEN, RE
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (05) : 685 - 685